KLE TECH. KLEE Technological Creating Value Leveraging Knowledge Earlier known as B. V. B. College of Engineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0	
Title: Curriculum structure semester wise P				
Electronics and Communication Engineering	Year:			

Batch 2021-25 Course Content

Course Code: 18EECF101	Course Title: Basic	Course Title: Basic Electronics (Electrical Stream)		
L-T-P-Self Study: 4-0-0-0	Credits: 4	Contact Hrs: 50		
ISA Marks: 50	ESA Marks: 50	Total Marks: 100		
Teaching Hrs: 50		Exam Duration: 3 hrs		

Content	Hrs
Unit – 1	
Chapter 1: Trends in Electronic Industries Introduction, Roadmap of electronic sector, scope and opportunities in various segments of electronics (i.e. Consumer, Telecom, IT, Defense, Industrial, Medical and Automobiles), Government and private sectors, Growth profile of Electronic industries, Standards and Policies, Electronic System Components.	03 hrs
Chapter 2:Basic components, devices and Applications Diode: PN junction characteristics; modeling as a circuit element, ideal and practical diode. AC to DC converter: Half wave and full wave rectifier (centre tap and bridge), capacitor filter and its analysis, numerical examples. Zener diode and its applications (Voltage reference and voltage regulator). Realization of simple logic gates like AND and OR gates.	08 hrs
Chapter 3:Transistor BJT, transistor voltages and currents, Signal amplifier (Fixed bias, Collector base bias, Voltage divider bias, CE configuration). DC load line. Voltage, current and power gains. Transistor as a switch: NOT Gate, Basic (DTL) NAND gate.	09 hrs
Unit – 2	
Chapter 4:Digital Logic Number systems: Decimal, Binary, Octal and Hexadecimal number systems, Conversions, Binary Operations-Addition and subtraction in binary number systems. Logic gates: Realization of simple logic functions using basic gates (AND, OR, NOT), Realization using universal gates (NAND, NOR). Boolean algebra: Theorems and postulates, DeMorgan's Theorems, simplification of logical expressions, Karnaugh Maps, Use of Karnaugh Maps to Minimize Boolean Expressions(2 Variables, 3 Variables and 4 Variables), Design of HalfAdder and Full Adder, Parallel Adder using full adders	13 hrs
Chapter 5:Operational Amplifier OPAMP characteristics (ideal and practical). Concept of positive and negative feedback (At zero frequency). Linear and non-linear applications: Inverting amplifier, Non inverting amplifier, Voltage follower, Integration, Differentiation, Adder, Subtractor, ZCD and Comparator.	06 hrs
Unit – 3	

KLE TECH. KLEE Conversion of the second seco	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise			Page 2 of 92
Electronics and Communication Engineering		Year:	

Chapter 6: Communication Systems

Basic block diagram of communication system, types of modulation. Amplitude modulation: Time-Domain description, Frequency-Domain description. Generation of AM wave: square law modulator. Detection of AM waves: envelope detector. Double side band suppressed carrier modulation (DSBSC), Generation of DSBSC wave: balanced modulator, Super heterodyne principle.

04 hrs

Chapter 7:Linear Power Supply, UPS & CRO

Working principle of linear power supply, UPS and CRO. Measurement of amplitude, frequency and phase of a given signal.

Text Books (List of books as mentioned in the approved syllabus)

- 1) David A Bell, Electronic devices and Circuits, PHI New Delhi,2004
- 2) K.A Krishnamurthy and M.R.Raghuveer, Electrical, Electronics andComputer Engineering for Scientist and Engineers, 2, New Age International Publishers, 2001
- 3) A.P. Malvino, Electronic Principles, 6, Tata McGraw Hill, 1999

- 1) George Kennedy, ElectronicCommunicationSystems, 4, TataMcGrawHill, 2000
- 2) Morris Mano, Digital logic and Computer design, 21st Indian print Prentice Hall India, 2000
- 3) Floyd, Digital fundamentals, 3, Prentice Hall India, 2001
- 4) Ramakant Gaikawad, Operational Amplifiers & applications, 3, PHI,2000

KLE TECH. KLEE Technological Creating Value Leveraging Knowledge Earlier known as B. V. B. College of Engineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise			Page 3 of 92
Electronics and Communication Engineering			Year:

Course Code: 21EEXF101	Course Title: Basic Electrical and Electronics Engineering (Mechanical Science)		
L-T-P-Self Study: 4-0-0-0	Credits: 4 Contact Hrs: 47		
ISA Marks: 50	ESA Marks: 50	Total Marks: 100	
Teaching Hrs: 47	Exam Duration: 3 hrs		

Content	Hrs
Unit – 1	1
Chapter 1: Introduction to Electrical & Electronics Technology	02
Electrical Power Generation (convention and renewable energy sources, with PV elaborated), transmission, distribution, utilization (Electric Vehicle as a case study),	hrs
Electrical and Electronic Systems, concept and power of abstraction, lumped circuit abstraction, and its limitation.	
Chapter 2: The Circuit Abstraction	10
Energy storage and dissipating elements (RLC), Ideal and practical sources, series and parallel circuits, concept of order of the system, voltage dividers, RC, RL, RLC with KCL and KVL, Mesh and Nodal analysis with an example.	hrs
Chapter 3: Introduction to Transformer and Electric Drive	10 hrs
Electromagnetic principles, classification of electric machines – static and rotary, transformers, motors, PMDC, stepper, BLDC, single and three-phase induction motors, selection of motors for various applications. Safety measures.	
Unit – 2	
Chapter No. 4: Semiconductor Devices and its Applications Fundamentals of semiconductors, PN junction diode, BJT, FET, Thyristors, Integrated circuits, Linear application – Transistors and Operational amplifiers, oscillators (Op-Amp based), Nonlinear application – Power electronics converters.	10 hrs
Chapter No. 5: Digital Abstraction	
Concept of digital abstraction, Number systems, base conversion – binary, decimal,	10 1
hexadecimal, BCD, Gray code, Boolean algebra, logic gates, combinational circuits, - half	10 nrs
sequential circuits – registers, counters.	
Chapter No. 6: Mechatronic Subsystem	
Power supply, Introduction to sensors and actuators, signal conditioning and	5
interfacing, Control logic design for mechatronic applications.	

KLE TECH. KLEE Technological Creating Value Leveraging Knowledge Earlier known as B. V. B. College of Engineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0	
Title: Curriculum structure semester wise P				
Electronics and Communication Engineering	Year:			

Text Books (List of books as mentioned in the approved syllabus)

- 1. Anant Agarwal and Jefferey H. Lang, Foundations of Analog and Digital Electronic Circuits, Morgan Kaufmann -Elsevier, 2005
- 2. Hughes, Electrical and Electronic Technology, 12th Edition, Pearson, 2016.

- N.P.Mahalik, Mechatronics Principles, Concepts and Applications, Tata McGraw-Hill, 2011
- 2. K.A Krishnamurthy and M.R.Raghuveer, Electrical, Electronics and Computer Engineering for Scientist and Engineers, 2, New Age International Publishers, Wiley Eastern, 2001
- 3. George Kennedy, Electronic Communication Systems, 4, Tata McGraw Hill, 2000
- 4. Morris Mano, Digital Logic and Computer Design, 21st Indian print Prentice Hall India, 2000
- 5. Boylestead Nashelsky, Electronic devices & Circuit theory, 6, Prentice Hall India, 2000
- 6. David A Bell, Electronic Devices and Circuits, PHI New Delhi, 2004
- 7. Ramakant Gayakwad, Operational Amplifiers & applications, 3, PHI, 2000
- 8. W.Bolton, Mechatronics Electronic Control Systems in Mechanical and Electrical Engineering, 3, Pearson Education, 2005
- 9. Ernest O Doeblin, Dhanesh N Manik, Measurement Systems, 6th Edition, McGraw Hill Education; 2017

KLE TECH. KLEE Technological Creating Value Leveraging Knowledge Earlier known as B. V. B. College of Engineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0	
Title: Curriculum structure semester wise P				
Electronics and Communication Engineering	Year:			

	Semester: III								
No	Code	Course	L-T-P	Credits	Contact	ISA	ESA	Total	Exam
					Hours				Duration
1	15EMAB203	BS: Integral Transforms and Statistics	4-0-0	4	4	50	50	100	3 hours
2	15EECC201	PC1: Circuit Analysis	4-0-0	4	4	50	50	100	3 hours
3	15EECC202	PC2: Analog Electronic Circuits	4-0-0	4	4	50	50	100	3 hours
4	19EECC201	PC3: Digital Circuits	4-0-0	4	4	50	50	100	3 hours
5	19EECC202	PC4: Signals & Systems	4-0-0	4	4	50	/50	100	2 hours
6	15EECP201	PCL1: Digital Circuits Lab	0-0-1	1	2	80	20	100	2 hours
7	15EECP202	PCL2: Analog Electronic Circuits Lab	0-0-1	1	2	80	20	100	2 hours
Q	21EECF202	ES2: Microcontroller	0-0-3	3	6	80	20	100	2 hours
0	18EECF204	C Programming (Dip)	0-0-2	2	4				
TO	TAL		20-0-5	25	32	490	310	800	

Batch 2020-24

Note : Regular 25 Credit Diploma : 24 Credits

ISA: In Semester Assessment ESA: End Semester Assessment L: Lecture T: Tutorials P: Practical HS (Humanities) = H; B(Basic Science) = B; ES(Engineering Science) = F; PC (Program Core) = C; EC(Any Elective) = E; PW(Project Work) = W; Research = R; Internship= I; Seminar = S; Colloquium = V; Self-study = Y; Special topic= T; Apprenticeship = A; Laboratory / Practical = Field Work = D; and Non-credit course = N.

KLE TECH. KLEE Technological Creating Value Leveraging Knowledge Earlier known as B. V. B. College of Engineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise			Page 6 of 92
Electronics and Communication Engineering		Year:	

	Semester: IV								
No	Code	Course	L-T-P	Credits	Contact Hours	ISA	ESA	Total	Exam Duration
1.	17EMAB208	BS: Linear Algebra &Partial Differential Equations	4-0-0	4	4	50	50	100	3 hours
2.	21EECC209	ES4: Electromagnetic Fields and Waves	3-0-0	3	3	50	50	100	3 hours
3.	19EECC203	PC5: Linear Integrated Circuits	4-0-0	4	4	50	50	100	3 hours
4.	15EECC206	PC6: Control Systems	4-0-0	4	4	50	50	100	3 hours
5.	15EECC207	PC7: ARM Processor & Applications	3-0-0	3	3	50	50	100	3 hours
6.	15EECC208	PC8: Digital System Design using Verilog	0-0-2	2	4	80	20	100	2 hours
7.	15EECP203	PCL3: Data acquisition and controls Lab	0-0-1	1	2	80	20	100	2 hours
8.	15EECP204	PCL4: ARM Microcontroller Lab	0-0-1	1	2	80	20	100	2 hours
9.	21EECF201 21EECF203	PCL3: Data Structure Applications Lab	0-0-2	2	4	80	20	100	2 hours
		PCL3: Data Structure Using C Lab(Diploma)	0-0-3	3	6				
TO	ΓAL		18-0- 6	24	30	570	330	900	

Note : Regular 24 Credit Diploma : 25 Credits

KLE TECH. KLEE Technological Creating Value Leveraging Knowledge Earlier known as B. V. B. College of Engineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise			Page 7 of 92
Electronics and Communication Engineering			Year:

Program: III Semester Bachelor of Engineering (Electronics & Communication Engineering)			
Course Title: Integral tra	ansforms and Statistics	Course Code: 15EMAB203	
L-T-P: 4-0-0	Credits: 04	Contact Hours: 4Hrs/week	Teaching
ISA Marks: 50	:: 50 ESA Marks: 50 Total Marks: 100		liours
Teaching Hours: 50Hrs	Examination Duration: 3 Hrs	/	/
	Unit I		
Chapter 1. Laplace Tran	sforms	/	10
Definition, transforms of functions, Unit step function	elementary functions- transforms of denois and Unit impulse functions.	rivatives and integrals- Properties. Periodic	10
Inverse Transforms- prope to differential equations, C	rties- Convolution Theorem. Initial and Fi Arcuit equations	nal value theorems, examples; Applications	
Chapter 2: Probability			
Definition of probability, c CDF- Probability Distribut	conditional probability, Baye's rule, Cheb tions: Binomial, Poisson, Exponential, Un	yshev's inequality, random variables- PDF- niform, and Normal	10
	Unit II	/	
Chapter 3: Regression : Introduction to method of Engineering problems.	least squares, fitting of curvesy=a+bx,	$y = ab^x$, correlation and regression.	05
Chapter 4: Fourier Serie	s		
Complex Sinusoids, Fouri representations, Derivation of Fourier Series. Amplitu Fourier Series(with proof differential differentiation and Examples on these pro-	er series representations of four classes of of Complex Co-efficients of Exponential de and phase spectra of a periodic signal f): Linearity, Symmetry Properties, Tir coefficients, Time domain Convolution, I operties.	of signals, Periodic Signals: Fourier Series Fourier Series and Examples. Convergence . Properties of ne shift, Frequency Shift, Scaling, Time Multiplication Theorem, Parseval's theorem	08
Chapter 6: Fourier Tran Fourier representation of a Linearity, Symmetry Pro coefficients, Time domain properties.	sform : non-periodic signals, Magnitude and pha operties, Time shift, Frequency Shift, 1 Convolution, Multiplication Theorem,	se spectra. Properties of Fourier Transform: Scaling, Time differential differentiation Parseval's theorem and Examples on these	07
	Unit III		
 Chapter 6: Random Process: 1. Introduction to Joint Probability Distributions, marginal distribution, joint pdf and cdf, mean, variance, covariance, correlation. 2. Introduction to Random process, stationary process, mean, correlation and covariance function, autocorrelation function, cross correlation, Power spectral Density: properties of the spectral density; Gaussian Process: Properties of Gaussianprocess. 			10

KLE TECH. KLEE Technological Creating Value Leveraging Knowledge Earlier known as B. V. B. College of Engineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise			Page 8 of 92
Electronics and Communication Engineering			Year:

- 1. Kreyszig E., Advanced Engineering Mathematics , , 10th edition, Wiley, 2015
- 2. Gupta S C and Kapoor V K, Fundamentals of Mathematical Statistics, 11th edition,Sultan Chand & Sons, 2018
- 3. Walpole and Myers, Probability and Statistics for Engineers and Scientists, ; 9thedition, Pearson Education India,2013.

References

- 1. Simon Haykin, Barry Van Veen, Signals and SystemsWiley; Second edition ,2007
- 2. J. Susan Milton, Jesse C. Arnold, Introduction to Probability and Statistics: Principles and

Applications for Engineering and the Computing Sciences, 4th edition, TATA

McGraw-Hill Edition, 2017

Program: III Semester Bachelor of Engineering (Electronics & Communication Engineering)		TeachingHours	
Course Title: Circuit Ana	alysis	Course Code: 15EECC201	
L-T-P-SS: 4-0-0	Credits: 4	Contact Hours: 4Hrs/week	
ISA: Marks: 50	ESA: Marks: 50	Total Marks: 100	
Teaching Hours: 50Hrs	Examination Duration:3 Hrs		
	Unit I		
Chapter 1: Basics			
Active and passive circuit elements, Voltage & current sources, Resistive networks, Nodal Analysis, Super node, Mesh Analysis, Super mesh, Star – Delta Transformation.			06
[Text 1: Chapter 4,5, 7]			
Chapter 2: Network Theorems Homogeneity, Superposition and Linearity, Thevenin's& Norton's Theorems, Maximum Power Transfer Theorem, Miller's theorem, Reciprocity principle.			08
[Text 1 : Chapter 5]			
Chapter 3: Network topo	logies		
Graph of a network, Conce Formulation of Equilibrium]	ept of tree and co-tree, incidence mat n equations in matrix form, Solution	rix, tie set and cut set schedules, of resistive networks.[Text 1: Chapter 5	04

KLE TECH. KLEE Technological Creating Value Leveraging Knowledge Earlier known as B. V. B. College of Engineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise			Page 9 of 92
Electronics and Communication Engineering			Year:

Unit II	
Chapter 4: Two Port Networks Two port variables, Z,Y, H,G, A- Parameter representations, Input and output impedance calculation, Series, Parallel and Cascade network connections, and their (suitable) models. [Text 2 : Chapter 11]	06
Chapter 5: Time and Frequency domain Representation of Circuits	06
Order of a system, Concept of Time constant, System Governing equation, System Characteristic equation, Initial conditions, Transfer Functions (Fourier and Laplace domain representation) [Text 2: Chapter 4]	
Chapter 6: First order circuits	1
Transient response of R-C and R-L networks (with Initial conditions)	
Concept of phasor, Phasor diagrams, Frequency response characteristics, Polar plots R-C, R-L circuits as differentiator and integrator models, time and frequency domain responses R-C, R-L circuits as Low pass and high pass filters [Text 2: Chapter 5, Text 1: Chapter 8,9,10]	08
Unit III	
Chapter 7: Higher order circuits	12
HigherorderR-C,R-L,andR-L-Cnetworks,timedomainandfrequencydomainrepresentation, Phasor diagrams, Polar and logarithmic plots, Series R-L-C circuit, Transient response, Damping factor,Quality factor, Frequency responsecurve, Peaking of frequency curve and its relation to damping factor, Resonance Parallel, R-L-C circuit, Tank circuit, Resonance, Quality factor and Bandwidth [Text 2: Chapter 7,8]	

- 1. W H Hayt, J E Kemmerly, S M Durban, "Engineering Circuit Analysis"McGraw Hill Education; Eighth edition ,2013
- 2. M E. Van Valkenburg, Network Analysis, Third edition Pearson Education, 2019

Reference

- 1. Joseph Edminister, Mahmood Nahavi, Electric Circuits, 5th edition, McGraw Hill Education, 2017
- 2. V. K. Aatre, —Network Theory and Filter Design,^{3rd} edition, New Age International Private Limited,2014

Program: III Semester Bachelor of Engineering (Electronics & Communication Engineering)	1

Course Title: Analog Electronic Circuits

Course Code: 15EECC202

B. V. Bhoomaraddi College Campus, Vidyanagar, Hubballi 580031. Karnataka (India)

KLE TECH. KLE TECH. KLE TECH. KLE TECH. KIE TECH. KIE TECH. Creating Value Leveraging Knowledge Earlier known as B. V. B. College of Engineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise			Page 10 of 92
Electronics and Communication Engineering			Year:

L-T-P: 4-0-0	Credits: 4	Contact Hours: 4Hrs/week	Teachig
ISA Marks: 50	ESA Marks: 50	Total Marks: 100	Hours
Teaching Hours: 50Hrs	Examination Duration: 3 Hrs		
	Unit I		
Chapter 1: Applications of Recap of diode models: piec signal model.	a Junction diode: e-wise linear model, constant voltage dro	op model, ideal diode model, small	06
Applications of diodes as a	Clipping circuit and clamping circuits Ve	oltage	
doubler. (T1 : 2.2,2.3.1 to 2	2.3.8,2.6.1to 2.6.3.)		
Chapter No. 2.Bipolar jun collector voltage-the early e operation as a switch. DC lo comparison of bias circuit, s analysis of BJT circuits-cou bypassed emitter resistor. (T 3.3.4)	ction transistors. The common emitter of ffect large signal operation-the transfer c ad line and bias point, base-bias, collect mall signal models of bipolar transistors, pling and bypass capacitor, Common em '1: 3.1.1, 3.2.1,3.2.2, 3.2.3, 3.2.4, 3.3.1, 3	characteristics, Dependence of Ic on the haracteristics, the amplifier gain, or to base bias, voltage divider, , two port modeling of amplifiers, ac itter circuit analysis, CE circuit with un- 5.3.2,	07
Chapter 3: MOSFETs stru creating a channel for curre vds relationship, the P-chan the sub threshold region.Cu output resistance in saturation effect, temperature effects, b (T1: 4.1, 4.2;4.3)	acture and physical operation: Device stant flow, applying small vds, operation as nel MOSFET, complementary MOS or rrent-voltage characteristics: circuit symon, characteristics of the p-channel MOS preakdown and input protection. MOSFE	tructure, operation with no gate voltage, s vds is increased, derivation of the id- CMOS, operating the mos transistor in ibol, the id vsvds characteristics, finite FET, the role of the substrate-the body T circuits at DC.	07
	Unit II		
Charter A.D's size of MOS			08
MOSFET circuits at DC. Bi feedback resistor;Constant c (T1:4.3)	asing in mos amplifier circuits,:By fixing surrent source biasing and Numericals	g VGS;By fixing VG;With drain to gate	
Chapter 5: MOSFET amp	lifiers		12
Biasing in mos amplifier cir MOSFET internal capacitan CG),Cascode Connection: In	cuits, small signal operation and models, ce and high frequency model, frequency mplications on gain and Bandwidth	single stage MOS amplifiers, the response of CS amplifier.(CD and	
(T1:4.4,4.5, 4.6.1 to 4	.6.7; 4.7.1, 4.7.2, 4.7.3, 4.7.5, 4.7.6, 4.7.	7;4.8.1,4.8.2, 4.8.3,4.8.4, 4.9.1 to 4.9.3)	
Chapter 6: Feedback Amp	Unit III lifiers :		05
General feedback structure Nyquist stability Criterion feedback topologies: series shunt-series feedback ampl	(Block schematic), Feedback desensitivit , RC phase shift oscillator, wein bridg -shunt feedback amplifier, series-series fr ifier with examples (T1:7.1 to 7.6)	y factor, positive and negative feedback ge Oscr, merits of negative feedback, eedback amplifier, and shunt-shunt and	
Chapter 7: Large Signa	l Amplifiers :		05
Classification of amplifie	rs: (A, B, AB and C); Transformer co	oupled amplifier, push-pull	
amplifier Transistor case	and heat sink. (T1:12.1 to 12.6;12.8.4 3. V. Bhoomaraddi College Campus, Vidya Karnataka (India)	4) Inagar, Hubballi 580031.	

KLE TECH. KLE TECH. KLE TECH. KIE TE	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise Page 11 of 92			Page 11 of 92
Electronics and Communication Engineering			Year:

1. A.S. Sedra& K.C. Smith, "Microelectronic Circuits", 7th edition, Oxford University Press, 2017

- 1. JacobMillman and Christos Halkias,-Integrated Electronics "McGraw Hill Education, 2nd edition 2017
- 2. DavidA.Bell,-Electronic Devices and Circuits, Oxford Fifth edition 2008
- 3. Grey, Hurst, Lewis and Meyer, -Analysis and design of analog integrated circuits, Wiley, 5th edition 2009
- 4. Thomas L.Floyd,-Electronic devices ,Pearson, 10th edition, 2018
- 5. Richard R. Spencer & Mohammed S. Ghousi, Introduction to Electronic Circuit Designl, Pearson Education, 2003
- 6. J. Millman& A. Grabel, "Microelectronics"-2nd edition, McGraw Hill,2017/
- 7. BehzadRazavi,-Fundamentals of Microelectronics, 2nd edition Wiley;2013

Program: III Semester Bachelor of Engineering (Electronics & Communication Engineering)			
Course Title: Digital Circo	uits	Course Code: 19EECC201	
L-T-P: 4-0-0	Credits: 4	Contact Hours: 4Hrs/week	Teaching
ISA Marks: 50	ESA Marks: 50	Total Marks: 100	Hours
Teaching Hours: 50 Hrs	Examination Duration: 3 Hrs		

KLE TECH. KLE TECH. KLE TECH. KILE TECH	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise Page 12 of 92			
Electronics and Communication Engineering			Year:

Unit-I Chapter No. 1. Logic Families Logic levels, output switching times, fan-in and fan-out, comparison of logic families	03
Charten No. 2. Deinsteller of Combine Grantine for all sets	
Definition of combinational logic, canonical forms, Generation of switching equations from truth tables, Karnaugh maps-3,4 variables, Incompletely specified functions(Don't care terms),Simplifying Maxterm equations, Quine-McCluskey minimization technique- Quine-McCluskey using don't care terms, Reduced Prime Implicant Tables.	10
Chapter No. 3. Analysis and design of combinational logic	
General approach, Decoders-BCD decoders, Encoders, Digital multiplexers- Using multiplexers as Boolean function generators. Adders and subtractors-Cascading full adders, Look ahead carry adders, Binary comparators.	08
Unit-II	
Chapter No. 4.Introduction to Sequential Circuits	
Basic Bistable Element, Latches, A SR Latch, Application of SR Latch, A Switch De bouncer, The SR Latch, The gated SR Latch, The gated D Latch, The Master-Slave Flip-Flops (Pulse-Triggered Flip-Flops): The Master-Slave SR Flip-Flops, The Master-Slave JK Flip-Flop, Edge Triggered Flip-Flop: The Positive Edge- Triggered D Flip-Flop, Negative-Edge Triggered D Flip-Flop; Characteristic Equations	10
Chapter No. 5. Analysis of Sequential Circuits	
Registers and Counters, Binary Ripple Counters, Synchronous Binary counters, Ring and Johnson Counters, Design of a Synchronous counters, Design of a Synchronous Mod-n Counter using clocked JK Flip-Flops Design of a Synchronous Mod-n Counter using clocked D, T or SR Flip-Flops.	10
Unit-III	
Chapter No. 6. Sequential Circuit Design	
Introduction to Sequential Circuit Design, Mealy and Moore Models, State Machine notations, Synchronous Sequential Circuit Analysis, Construction of state Diagrams and counter design.	05
Chapter No. 7. Introduction to memories	
Introduction and role of memory in a computer system, memory types and terminology, Read Only memory, MROM, PROM, EPROM, EEPROM, Random access memory, SRAM, DRAM, NVRAM.	04

KLE TECH. KLEE Technological Creating Value Leveraging Knowledge Earlier known as B. V. B. College of Engineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise			Page 13 of 92
Electronics and Communication Engineering			Year:

- 1. Donald D Givone, Digital Principles and Design, McGraw Hill Education ,2017
- 2. John M Yarbrough, Digital Logic Applications and Design,1st editionCengage Learning, 2006
- 3. A AnandKumar, Fundamentals of digital circuits 4th Revised edition, PHI, 2016

- Charles H Roth, Fundamentals of Logic Design,7th edition ,Cengage Learning, 2015
- 2. ZviKohavi, Switching and Finite Automata Theory Cambridge University Press; 3 edition October 2009
- 3. R.D. Sudhaker Samuel, Logic Design, Pearson Education ,2010
- 4. R P Jain, Modern Digital Electronics, 4th edition, McGraw Hill Education, 2009

KLE TECH. KLE TECH. KLE TECH. KLE TECH. KILE TECH	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise			Page 14 of 92
Electronics and Communication Engineering			Year:

Program: III Semester B	achelor of Engineering (Electronics	& Communication Engineering)	
Course Title: Signals and	Systems	Course Code: 19EECC202	T
L-T-P: 4-0-0	Credits: 4	Contact Hours: 4Hrs/week	Teaching
ISA Marks: 50	ESA Marks: 50	Total Marks: 100	nours
Teaching Hours: 50Hrs	Examination Duration: 3 Hrs		/
	Unit I		
Chapter No. 01: Signal Representation Definition of a signals and systems, classification of signals,(analog and discrete signal, periodic and aperiodic, deterministic and random signals, even and odd signals, energy and power), basic operation on signals(independent variable, dependent variable, time scaling, multiplication, time reversal), elementary signals (Impulse, step, ramp, sinusoidal, complex exponential), Systems Interconnections(series, parallel and cascade), properties of linear systems. (homogeneity superposition, linearity and time invariance, stability, memory, causality)			
,superposition, linearity an	d time invariance, stability, memory, c	ausality)	
Chapter No. 02 : LTI System Representation Impulse response representation and properties, Convolution, convolution sum and convolution integral. Differential and difference equation Representation, Block diagram representation			10
	Unit II	/	
Chapter No. 03:Fourier representation for signals Introduction, Discrete time Fourier series(derivation of series excluded) and their properties. Discrete			10
Fourier transform (derivati	on of transform excluded) and propert	les	
Chapter No. 04:Applications of Fourier transform Introduction, frequency response of LTI systems, Fourier transform representation of periodic signals, Fourier transform representation of discrete time signals. Sampling of continuous time signals.			10
Unit III			
Chapter No. 05: Z-transform Definition of z-transform, Properties of ROC, Properties of Z-transforms: Inverse z-transforms (Partial Fraction method, long division method), Unilateral Z-transform, Transform of LTI.			10
Text Book (List of books 1. Simon Haykin a 2. Alan V Oppenho public,1997 References 1. H. P Hsu, R. Ra 2. GaneshRaoandS	as mentioned in the approved syllab nd Barry Van Veen, Signals and Syste eim, Alan S Willsky and S. Hamid Nav njan, Signals and Systems, ; 2 nd edition SatishTungaSignalsandSystems1st ed	us) ems, 2 nd edition Wiley,2007 wab, Signals and Systems, Second, PHI h, McGraw Hill ,2017 tion, Cengage India, 2017	
3. M.J.Roberts, Fu	ndamentals of Signals and Systems 2n	d edition, McGraw Hill Education, 2017	7

KLE TECH. KLE TECH. KLE TECH. KILE TEC	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise			Page 15 of 92
Electronics and Communication Engineering			Year:

Digital Circuits Laboratory Experiments(15EECP201) ISA Marks: 80 ESA Marks: 20 Total Marks: 100 Teaching Hours: 24Hrs Contact Hours: 2Hrs/week	III Semester Bachelor of Engineering (Electronics & Communication Engineering)				
ISA Marks: 80ESA Marks: 20Total Marks: 100Teaching Hours: 24HrsContact Hours: 2Hrs/week	Digital Circuits Laboratory	r Experiments(15EECP201)			
Teaching Hours: 24Hrs Contact Hours: 2Hrs/week	ISA Marks: 80	ESA Marks: 20	Total Marks: 100		
	Teaching Hours: 24Hrs	Contact Hours: 2Hrs/week		1	

List of Experiments:

- 1. Characterization of TTL Gates- Propagation delay, Fan-in, Fan-out and NoiseMargin.
- 2. To verify of Flipflops (a) JK Master Slave (b) T-type and (c)D-Type
- 3. Design and implement binary to gray, gray to binary, BCD to Ex-3 and Ex-3 to BCD codeconverters.
- 4. Design and implement BCD adder and Subtractor using 4 bit paralleladder.
- 5. Design and implement n bit magnitude comparator using 4- bitcomparators.
- 6. Design and implement Ring and Johnson counter using shiftregister.
- 7. Design and implement mod-6 synchronous and asynchronous counters using flip flops.
- 8. Design and implement given functionality using decodersandmultiplexers.
- 9. Design and implement a digital system to display a 3 bit counter on a 7 segment display. Demonstrate the results on a general purposePCB.

******Note-All above experiments are to be conducted along with simulation.

*Digital Circuits Lab: Simulation of combinational and sequential circuits using netlist based Spice Simulators (Avoid using drag n drop), before implementing the circuits on breadboard.

Reference Books

- 1. K.A.Krishnamurthy-Digital labprimer^I, Pearson Education Asia Publications, 2003.
- 2. A.P. Malvino, -Electronic Principles 7th edition, McGraw Hill Education, 2017

KLE TECH. KLEE Technological Creating Value Leveraging Knowledge Earlier known as B. V. B. College of Engineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise			Page 16 of 92
Electronics and Communication Engineering			Year:

III Semester Bachelor of Engineering (Electronics & Communication Engineering)			
Analog Electronics Laboratory Experiments(15EECP202)			
ISA Marks: 80	ESA Marks: 20	Total Marks: 100	
Teaching Hours: 24Hrs	Contact Hours: 2Hrs/week		
List of Experiments:			

Exercise

- 1. Design & Testing of Diode Clipping (single/double ended)circuits
- 2. Design &Testing of Clamping circuits for Positive and NegativeClamping.
- 3. Design & Testing of BJT as aswitch
- 4. MOSFETcharacteristics
- 5. Design & Testing of MOSFET as aswitch
- 6. Design and testing Current mirror circuit withMOSFET
- 7. Design and testing of Transformer-less push-pull class B poweramplifier

Structured Enquiry

- 1. Design and study of single stage Common Emitter BJTamplifier.
- A) Design and study of CS Amplifier using MOSFET.
- B) Voltage series feedback

Open Ended

1. Design a regulated power supply for the givenspecifications.

**Note-All above experiments are to be conducted along with simulation.

*Analog Electronic Circuits Lab: Simulation of MOSFET based circuits using netlist based Spice Simulators (Avoid using drag n drop), with the spice models of MOSFETs in the same netlist file before using hardware usingbreadboard.

Reference Books

- 1. "Electronic Devices & circuit Theory by Nashelsky& Boylstead, 11th Edition, Pearson, 2015
- 2. "Integrated Electronics"–By_JacobMillmanand Christos Halkias ,McGraw Hill Education; 2nd edition 2017
- 3. "Electronic Principles" by A.P. Malvino,7th edition, McGraw Hill Education,2017

KLE TECH. KLEE Technological Creating Value Leveraging Knowledge Earlier known as B. V. B. College of Engineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise			Page 17 of 92
Electronics and Communication Engineering			Year:

Program: III Semester Bac	chelor of Engineering (Electronics &	Communication Engineering)	
Laboratory Experiments			
Laboratory Title: Microc Programming	ontroller Architecture &	Lab. Code: 21EECF202	
ISA Marks: 80	ESA Marks: 20	Total Marks: 100	
Teaching Hours: 72 Hrs Contact Hours: 6 Hrs/week Credits: 0-0-3			/
	Unit -I		
Chapter 1: Microprocessors	and microcontroller		
Introduction, Microprocesso Architectures, Harvard & Vo	ors and Microcontrollers, A Mi	troller Survey, RISC & CISC CPU	
Chapter 2: The 8051 Archite	ecture		
8051 Microcontroller Hardy Interfacing external RAM &	ware, Input / Output Pins, Ports and ROM memories.	Circuits, semiconductor Memories,	
Chapter 3: Addressing Mode	es and Arithmetic Operations		
Addressing modes, External data Moves, Code Memory, Read Only Data Moves / Indexed Addressing mode, Data exchanges, stack concept and related instructions, example programs. Logical Operations: Introduction, Byte level, logical Operations, Bit level Logical Operations, Rotate and Swap Operations, Example Programs, Arithmetic Operations: Introduction, Flags, Incrementing and Decrementing, Addition, Subtraction, Multiplication and Division, Decimal Arithmetic, Example Programs			
	Unit – II		
Chapter 4 Branch operations			
Jump Operations: Introducti ,Interrupts and Returns,Exan	ion, The JUMP and CALL ,Program nple Problems.	range, Jump calls and Subroutines	
Chapter 5: 8051 Programmi	ing in 'C'		
Data Types and Time of programs, Accessing code RC	lelays in 8051C,1/O Programming,1 DM space,. Data serialization.	Logic operations,Data Conversion	
Chapter 6: Counter/Timer Pr	rogramming in 8051		
Programming 8051 Timers, I	Programming Timer0 and Timer1 in 80	51C	
	Unit – III		
Chapter 7: Serial Communic	cation		
Basics of Serial Communic Programming, Serial port pro	cation, 8051 connections to RS-232,8 ogramming in C.	3051 Serial Communication modes,	
Chapter 8: 8051 interfacing a	and applications		4 hours
Interfacing 8051 to LCD, Ke Chapter 9: Interrupts	yboard, ADC, DAC, Stepper Motor, D	C Motor.	
Introduction to interrupts, int table, inerruptt service routin	erripts vs polling, classification of inerrie	upts, inerrupt priority, inerrupt vector	2 hours

KLE TECH. KLEE Technological Creating Value Leveraging Knowledge Earlier known as B. V. B. College of Engineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise			Page 18 of 92
Electronics and Communication Engineering			Year:

- 1. " The 8051 Microcontroller Architecture, Programming & Applications " by ' Kenneth J. Ayala', Penram International, 1996
- 2. " The 8051 Microcontroller and Embedded systems ", by ' Muhammad Ali Mazidi and Janice Gillispie Mazidi', Pearson Education, 2003

References

1. " Programming and Customizing the 8051 Microcontroller ", by 'Predko', TMH.,

Program: III Semester Bachelor of Engineering (Electronics & Communication Engineering)			
Laboratory Experiments			
Laboratory Title: C Programming (for Diploma) Lab. Code: 18EECF204			
ISA Marks: 80	ESA Marks: 20	Total Marks: 100	
Teaching Hours: 52 Hrs	Contact Hours: 4 Hrs/week	Credits: 0-0-2	

1. List of experiments/jobs planned to meet the requirements of the course.

Expt./Job	Experiment/job Details	No. of Lab.
No.		Session/s per batch (estimate)
1.	Write a C program to perform addition, subtraction,	01
	multiplication and division of two numbers.	
2.	Write a C program to	01
	i) Identify greater number between two numbers using C	
	ii) To check a given number is Even or Odd .	
3.	Write a C program to	01
	i) To find the roots of a quadratic equation.	
	ii) Find the factorial of given number.	
4.	Write a C program to	01
	i) To find the sum of n natural numbers.	
	ii) Print the sum of $1 + 3 + 5 + 7 + n$	
5.	Write a C program to	01
	i) Print the pattern .	
	*	
	* *	
	* * *	
	* * * *	

B. V. Bhoomaraddi College Campus, Vidyanagar, Hubballi 580031. Karnataka (India)

KLE TECH. KLEE Technological Creating Value Leveraging Knowledge Earlier known as B. V. B. College of Engineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise		Page 19 of 92	
Electronics and Communication Engineering			Year:

	* * * *	
	ii) Print the pattern	
	1	
	1234	
	12345	
6.	Write a C program to	01
	To test whether the given character is Vowel or not. (using	
	switch case)	
7.	Write a C program to	01
	To accept 10 numbers and make the average of the numbers	
	using one dimensional array.	
8.	Write a C program to	01
	Find out square of a number using function.	
	I mu ou squart of a manotic asing function.	
9	Write a C program to	01
	To find the summation of three numbers using function.	
10	Write a C program to	01
	Find out addition of two matrices.	

1. Materials and Resources Required:

Text Book

1. Programming in ANSI C, E Balagurusamy

KLE TECH. KLE TECH. KLE TECH. KLE TECH. KLE TECH. Creating Value Leveraging Knowledge Earlier known as B. V. B. College of Engineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise			Page 20 of 92
Electronics and Communication Engineering			Year:

Program: IV Semester	Bachelor of Engineering (Elec	ctronics & Communication Engineering)	
Course Title: Linear Al Differential Equations	gebra and Partial	Course Code: 17EMAB208	
L-T-P-SS: 4-0-0-0	Credits: 4	Contact Hours: 4Hrs/week	Teaching
ISA Marks: 50	ESA Marks: 50	Total Marks: 100	Hours
Teaching Hours: 50Hrs	Examination Duration: 3 Hrs		
	Unit I	/	
Chapter1:Partial differ	ential equations		
Introduction, classificati Solution of partial differe Modeling: Vibration of s separation of variables.	on of PDE, Formation of PDE, ential equation by direct integral string-wave equation, heat equa	Solution of equation of the type $Pp + Qq = R$, tion methods, method of separation of variables. ttion. Laplace equation. Solution by method of	10
Chapter2:Finite differe	nce method		
Finite difference approxi	mations to derivatives, finite di	fference solution of parabolic PDE, explicit and	
implicit methods; Hyperb	polic PDE-explicit method, Ellip	ptic PDE-initial-boundary Value problems	10
	Unit II		
Chapter3:Fourier Serie	es		10
Complex Sinusoids, Fou Series representations, De Convergence of Fourier Series(with proof): Lind differential differentiation theorem and Examples of	rier series representations of fo erivation of Complex Co-efficie Series. Amplitude and phase sp earity, Symmetry Properties, n coefficients, Time domain Co n these properties.	our classes of signals, Periodic Signals: Fourier nts of Exponential Fourier Series and Examples. Dectra of a periodic signal.Properties of Fourier Time shift, Frequency Shift, Scaling, Time Donvolution, Multiplication Theorem, Parseval's	
Chapter 4: Fourier Tra	nsform		
Fourier representation o Transform: Linearity, Sy differentiation coefficien Examples on these prope	f non-periodic signals, Magniv ymmetry Properties, Time shif ts, Time domain Convolution, M rties.	tude and phase spectra. Properties of Fourier t, Frequency Shift, Scaling, Time differential Aultiplication Theorem, Parseval's theorem and	10
	Unit		
	III		
complex variables. Limit Cartesian and polar form	ysis s, continuity and differentiabilit s, construction of Analytic func	Function of ty. Analytic functions, C-R equations in tions (Cartesian and polar forms).	05
Chapter 7: Complex In Line integral, Cauchy's t Laurent Series, Singulari	tegration heorem- corollaries, Cauchy's i ties, Poles, Residue theorem – r	ntegral formula. Taylor's and problems.	05

KLE TECH. KLE Technological Creating Value Leveraging Knowledge Earlier known as B. V. B. College of Engineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise			Page 21 of 92
Electronics and Communication Engineering			Year:

- 1. Simon Haykin, Barry Van Veen, Signals and Systems, 2ndedition, Wiley, 2007
- 2. Peter V. O'neil, Advanced Engineering MathematicsCengage Learning Custom Publishing; 7th Revised edition2011
- 3. DennisGZillandMichaelRCullin,"AdvancedEngineeringMathematics",4th edition, NarosaPublishingHouse,NewDelhi,2012

- 1. Kreyszig E., Advanced Engineering Mathematics, 10th edition, Wiley, 2015
- 2. Stanley J Farlow, Partial differential equations for Scientists and Engineers, Dover publications, INC, New York, 1993

KLETECH. KLEVERAGING KNOWLEDGE Creating Value Leveraging Knowledge Earlier known as B. V. B. College of Engineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise			Page 22 of 92
Electronics and Communication Engineering			Year: 2017-21

Program: IV Sem	nester Bachelor of Engineering (Electro	onics & Communication Engineering)	
Course Title: Ele	ctromagnetic Fields and Waves	Course Code: 21EECC209	
L-T-P: 3-0-0	Credits: 3	Contact Hours: 3 Hrs/week	Teaching
ISA Marks: 40	ESA Marks: 50	Total Marks: 100	Hours
Teaching Hours: 50Hrs	Examination Duration: 3 Hrs		/
	Content		Hrs
	Unit – 1		
Chapter No. 1. E Introduction, Cou Distribution, Elect Electric Potential, Lines, Energy Den	lectrostatic Fields llomb's Law and Field Intensity, Ele ric Flux Density, Gauss's Law – Maxwe Relationship between E and V – Maxwe sity in Electrostatic Fields.	ectric Fields Due to Continuous Charge ell's Equation, Application of Gauss's Law, ell's Equation, An Electric Dipole and Flux	5 hrs
Chapter No. 2. E Introduction, Prop Dielectrics, Dielec Conditions.	lectric Fields in Material Space erties of materials, Convection and Conductric Constant and strength, Continuity	uction Currents, Conductors, Polarization in Equation and Relaxation Time, Boundary	5 hrs
Chapter No. 3. El Introduction, Poiss Poisson's or Laplac	ectrostatic Boundary-Value Problems son's and Laplace's Equations, Uniquene ce's Equation, Resistance and Capacitanc	ss Theorem, General Procedure for Solving e, Method of Images.	5 hrs
	Unit - 2		
Chapter No. 4. M Introduction, Biot- Law, Magnetic F Magnetic Scalar an	agnetostatic Fields Savart's Law, Ampere's Circuit Law—M lux Density—Maxwell's Equation, Ma nd Vector Potentials, Derivation of Biot-	axwell's Equation, Applications of Ampere's axwell's Equations for Static EM Fields, Savart's Law and Ampere's Law.	6 hrs
Chapter No. 5. M Introduction, Force Magnetization in Inductors and Indu	agnetic Forces, Materials and Devices bes due to Magnetic Fields, Magnetic T Materials, Classification of Magnetic I actances, Magnetic Energy, Magnetic Cir	Forque and Moment, A Magnetic Dipole, Materials, Magnetic Boundary Conditions, cuits, Force on Magnetic Materials	6 hrs
Chapter No. 6. M Introduction, Fara Maxwell's Equation	axwell's Equations day's Law, Transformer and Motional El ns in Final Forms, Time-Varying Potenti	ectromotive Forces, Displacement Current, als, Time-Harmonic Fields.	3 hrs
	Unit - 3		
Chapter No. 7. El Introduction, Wave in Free Space, Plan Wave at Normal In	ectromagnetic Wave Propagation e Propagation in Lossy Dielectrics, Plane ne Waves in Good Conductors, Power an acidence, Reflection of a Plane Wave at O	Waves in Lossless Dielectrics, Plane Waves d the Poynting Vector, Reflection of a Plane Dblique Incidence.	5 hrs
Chapter No. 8. Tr Introduction, Trans Power, The Smith Applications of Tr	ransmission Lines smission Line Parameters, Transmission I n Chart, Transients on Transmission Lin ansmission Lines.	Line Equations, Input Impedance, SWR, and nes, Microstrip Transmission Lines, Some	5 hrs

Text Book(List of books as mentioned in the approved syllabus)

- 1. William Hayt. Jr. John A. Buck, Engineering Electromagnetics ,9thedition,McGraw Hill Education,2018.
- 2. R. K. Shevgaonkar, Electromagnetic Waves McGraw Hill Education; 1st edition, 2017
- 3. Mathew N. O. Sadiku, Elements of Electromagenics; Sixth edition, Oxford University , 2015-

B. V. Bhoomaraddi College Campus, Vidyanagar, Hubballi 580031. Karnataka (India)

KLE TECH. KLEWE Technological Creating Value Leveraging Knowledge Earlier known as B. V. B. College of Engineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise			Page 23 of 92
Electronics and Communication Engineering			Year: 2017-21

Program: IV Semester Ba	achelor of Engineering (Electronics	& Communication Engineering)	
Course Title: Linear Inte	grated circuits	Course Code:19EECC203	Teaching
L-T-P: 4-0-0	Credits: 4	Contact Hours: 4Hrs/week	Hours
ISA Marks: 50	ESA Marks: 50	Total Marks: 100	
Teaching Hours: 50Hrs	Examination Duration: 3 Hrs		
	UnitI		I
Chapter No 1. Current Current Mirror circuits, C voltage swing), Widlar, C	Mirrors Current source and current sink, Fig Cascode and Wilson current Mirror	gures of merit (output impedance, s.	4
Chapter No 2. Basic O Basic differential amplifi differential amplifier with and frequency response c	PAMP architecture er, Common mode and difference h design, 7-pack operational ampli curve.	mode gain, CMRR, 5-pack fier, Slew rate limitation, Bandwidth	6
Chapter No 3. OPAMP Ideal and non-ideal OPA voltage, Small signal and	characteristics MP terminal characteristics, Input Large signal bandwidth.	and output impedance, output Offset	8
	Unit II		
Chapter No 4. OPAMP OPAMP under Positive a and Output impedances, Property under linear mo	with Feedback and Negative feedback, Impact Neg Offset voltage under negative feed de operation	ative feedback on Bandwidth, Input back, Follower property & Inversion	10
Chapter No 5. Linear a DC and AC Amplifier, S and Differential configure Filters –First and second	applications of OPAMP umming, Scaling and Averaging an ation), Instrumentation amplifier, 1 order Low pass & High pass filter	nplifiers (Inverting, Non-inverting ntegrator, Differentiator, Active s. V to I and I to V converters.	12
	UnitIII		
Chapter No 6. Nonlinea Crossing detectors (ZCD Triangular/rectangular was Sample and Hold circuits Digital to Analog Conver DAC. Analog to Digital (ar applications of OPAMP . Comparator), Inverting Schmitt the ave generators, Waveform generates and Phase Shift Oscillator, Wein Brit reters: Weighted resistor R -2R DA Converters: Flash, Pipeline ADC, S	igger circuits, or, Voltage controlled Oscillator, dge Oscillator, Data Converters: C, Current steering DAC, Pipeline SAR	10

KLE TECH. KLE Technological Creating Value Leveraging Knowledge Earlier known as B. V. B. College of Engineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise			Page 24 of 92
Electronics and Communication Engineering			Year: 2017-21

- 1. BehzadRazavi, Fundamentals of Microelectronics 2nd edition, Wiley, 2013
- 2. Phillip E. Allen, Douglas R. Holberg, CMOS Analog Circuit Design 3rd edition, OUP USA ,2012
- 3. Ramakant A. Gayakwad, Op Amps and Linear Integrated Circuits, Pearson Education, 4thedition, 2015

- 1. A.S. Sedra& K.C. Smith, MicroelectronicCircuits,7th edition, Oxford University Press 2017
- 2. Sergio Franco, Design with Operational Amplifiers and Analog Integrated Circuits, , 3rd
 - edition, MHE, 2012
- 3. David A. Bell, Operational Amplifiers and LinearIC's.; Third edition, Oxford University Press, 2011
- 4. B. Razavi, Design of Analog CMOS Integrated Circuits, Second edition, McGraw Hill Education; 2017

KLETECH. KLEVERAGING KNOWLEDGE Creating Value Leveraging Knowledge Earlier known as B. V. B. College of Engineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise			Page 25 of 92
Electronics and Communication Engineering			Year: 2017-21

Program: IV Semester Ba	achelor of Engineering (Electronics a	& Communication Engineering)	
Course Title: Control Sys	stems	Course Code: 15EECC206	
L-T-P: 4-0-0	Credits: 4	Contact Hours: 4Hrs/week	Teaching
ISA Marks: 50	ESA Marks: 50	Total Marks: 100	110015
Teaching Hours: 50Hrs	Examination Duration: 3 Hrs		/
	Unit I		
Chapter No. 1.Control Concepts of Control Syst characteristics, Examples Impulse response, System Mechanical Systems.	System Representation ems- Open Loop And Closed Loop of System representation: Differentian Modeling: Electrical Mechanical,	Control Systems, Feed-Back al Equations, Transfer function, Electro mechanical, Rotational	6
Chapter No. 2.Block Di Transfer Functions, Block Reduction Using Mason'	iagram And Signal Flow Graphs k Diagram Algebra and Representa s Gain Formula.	tion by Signal Flow Graph -	8
Chapter No. 3.Time Res Standard Test Signals (in Dominant pole, Time Res Control Systems, Transie – Steady State Response Derivative, Proportional	sponse Analysis npulse, step, ramp, parabola)-Order sponse of First Order Systems – Ch nt Response of Second Order Syste - Steady State Errors and Error Cor Integral Systems	and Type of System, Concept of aracteristic Equation of Feedback ems - Time Domain Specifications astants – Effects Of Proportional	6
	Unit II		
Chapter No. 4.Stability The Concept Of Stability Marginal stability- necess Stability Criterion (Appli Construction Of Root Lo	Analysis In S-Domain (BIBO, all system poles on LHS, I sary conditions) – Routh's Stability cations only).Root Locus Techniqu ci.	mpulse response is convergent, Criterion – Limitations of Routh's e: The Root Locus Concept -	10
Construction Of Root Loci. Chapter No. 5.Frequency Response Analysis Introduction,Bode Diagrams-Determination Of Frequency Domain Specifications And Transfer Function From The Bode Diagram-Phase Margin And Gain Margin-Stability Analysis From Bode Plots,All Pass And Minimum Phase Systems		10	
	Unit III		
Chapter No. 6.Stability Polar Plots, Nyquist Plots Criterion.	Analysis In Frequency Domain s Stability Analysis, Assessment Of	Relative Stability Using Nyquist	6
Chapter No. 7.Introduce The Design Problem. Pre Compensators (Lag, Lead	ction to Controller Design liminary Consideration Of Classica d and dominant pole compensation)	ll Design, Realization Of Basic , P, I, PI, PD & PID Controllers.	6

/

KLETECH. KLEETECH. Creating Value Leveraging Knowledge B. V. B. College of Engineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise			Page 26 of 92
Electronics and Communication Engineering			Year: 2017-21

- 1. J. Nagrath and M. Gopal, Control Systems Engineering; Sixth edition, New Age International Pvt Ltd 2018
- 2. B. C. Kuo, Automatic Control Systems, 9th edition, John wiley and Sons, 2014

- 1. Katsuhiko Ogata, Modern Control Engineering, 5th edition, Pearson education India Pvt. Ltd, 2015,
- 2. Richord C Dorf and Robert H. Bishop, Modern Control Systems, 13th edition, Pearson; 2016

KLETECH. KLEVERAGING KNOWLEDGE Creating Value Leveraging Knowledge Earlier known as B. V. B. College of Engineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise			Page 27 of 92
Electronics and Communication Engineering			Year: 2017-21

Program: IV Semester Bachelor of Engineering (Electronics & Communication Engineering)			
Course Title: ARM Processor & Applications Course Code: 15EECC207		Teaching	
L-T-P: 3-0-0	Credits: 3	Contact Hours: 3Hrs/week	Hours
ISA Marks: 50	ESA Marks: - 50	Total Marks: 100	
Teaching Hours: 40Hrs	Examination Duration: 3 Hrs		/

Content	
Unit I	
Chapter 1: Introduction to Microprocessor and	
Microcontroller	
Microprocessor, Microcontroller, Comparing Microprocessor and Microcontroller, RISC vs. CISC, Von- Neumann vs. Harvard Architecture, Microcontroller Survey, Development systems for microcontroller, Case study:	10
Architecture of 8085/8086 and 8051 Microprocessor and Microcontroller respectively	
Chapter 2: ARM Architecture	
Architectural inheritance, Architecture of ARM/TDMI, ARM programmers model, ARM development tools, 3 stage pipeline ARM organization, ARM instruction execution.	06
Chapter 3: Instruction set 1	00
Introduction, ARM instruction set-Data processing and branch instructions, Arithmetic and example programs	
Data processing instruction, Branch instruction, Load store instruction, Software interrupt instruction, Program status register instruction, Conditional execution, Example programs	06
Unit II	
Chapter 4: Instruction set 2	
The Thumb programmer model, Thumb branch instructions, Thumb software interrupt instructions, Thumb data processing instructions, Thumb breakpoint instruction, Thumb implementation, and Thumb applications. Example programs: The Thumb programmer model, ARM-Thumb interworking, other branch instructions, Data processing instructions, Single/Multiple register load store instruction, Stack operation, Software interrupt instructions, Thumb breakpoint instruction, Thumb implementation, and Thumb breakpoint instruction instruction, and Thumb applications exampleprograms.	
	05
Chapter 5: Assembler rules and Directives	
Introduction, structure of assembly language modules, Predefined register names, frequently used directives, Macros, Miscellaneous assembler features.	03
Chapter 6: Exception handling Introduction, Interrupts, error conditions, processor exception sequence, the vector table, Exception handlers, Exception priorities, Procedures for handling exceptions.	05
Chapter 7: Architectural support for high level languages	
Abstraction in software design, data types, floating point data types, The ARM floating point architecture, use of memory, run time environment.	05

KLETECH. KLEVERAGING KNOWLEDGE Creating Value Leveraging Knowledge Earlier known as B. V. B. College of Engineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise			Page 28 of 92
Electronics and Communication Engineering			Year: 2017-21

Unit – III Chapter 8: LPC 2129/2148 Controller Architectural	
On-chip memory, GPIOs, Timers, UART, ADC, I2C, SPI , RTC ARM interfacing techniques and programming: LED, LCD, Stepper Motor, Buzzer, Keypad, ADC	10
 Text Book: 1. The 8051 Microcontroller Architecture, Programming & Applications " By _KennethJ.Ayala, Cenage Learning; 3rd edition 2007 2. ARMSystem- on-ChipArchitecturellby'SteveFurber', SecondEdition,Pearson,2015 3. ARM Assembly Language fundamentals and TechniqueslbyWilliam Hohl,CRC press CRC Press; 2nd edition,2014 	/
1ARMsystemDeveloper'sGuide∥- Hardbound,Publicationdate:2004Imprint:MORGANKAUFFMAN	
2. User manual onLPC21XX.	

B. V. Bhoomaraddi College Campus, Vidyanagar, Hubballi 580031. Karnataka (India)

KLE TECH. KLEWERT Technological Creating Value Leveraging Knowledge Earlier known as B. V. B. College of Engineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise			Page 29 of 92
Electronics and Communication Engineering			Year: 2017-21

L-T-P: ISA Ma Teachin Hrs	0-0-2 arks: 80	Credits: 2	Contact Hours: 4Hrs/week	Toophing
ISA Ma Teachin Hrs	arks: 80			reaching
Teachi Hrs		ESA Marks:20	Total Marks: 100	Hours
1	ng + Lab. Hours: 48	Examination Duration:3 Hrs		
1.	Introduction to verilog	:		02+02
	Verilog as hdl, levels of	design description, simulation and s	ynthesis, digital design flow.	
2.	Programming on Data	flow description:		02+02
	Structure of data-flow de decoder, multiplexers, co	escription, data type – vectors. Simp ode converters.	le combinational circuit design like	
3.	Programming on Beha	vioral Descriptions:		04+04
	Behavioral Description l sequence multiplier, Boo	nighlights, sequential statements. Int oth multiplier. Introduction to FPGA	roduction to Testbench. Design of s, Synthesis	
4.	Programming on Struc	etural Descriptions:		02+02
	Highlights of structural Machines, Generate, Ge	Description, Organization of the stru neric, statements. Design of 16 bit R	ctural Descriptions, state CA and CLA	
5.	Programming on Task	s and Functions:		04+04
	Highlights of Tasks, and Sequence Detector.	Functions, FSM, design like counte	r, Mealy and Moore machine,	
6.	Programming on Inter	facing :		04+04
	Interfacing with 7-segme display.	ent display and push buttons. Interfa	cing with PS/2 Keyboard and VGA	
7.	Programming on Adva	nced HDL Descriptions:		02+04
	Block RAMs on an FPG Verilog, File processing	A and understand memory interfacing examples.	ng, File operations in	
8.	Open ended Experime	nt:		06
	Bowling Score Keeper / controller	Floating Point Unit Arithmetic Unit	s/pipelined processor/traffic light	

1. Nazeih M. Botros, HDL Programming –Verilog, Dreamtech Press, 2006.

2. J.Bhaskar,-AVerilog Primer",; 3rd edition, Pearson Education India ,2015

- 1. SamirPalnitkar,-Verilog HDL^{||},PearsonEducation,2ndEdition,2003.
- 2. Thomas and Moorby,-The Verilog Hardware Description Language I, kluwer academic publishers, 5thedition, 2002.

KLE TECH. KLEE Technological Creating Value Leveraging Knowledge Earlier known as B. V. B. College of Engineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise			Page 30 of 92
Electronics and Communication Engineering			Year: 2017-21

- 3. StephenBrownandZvonkoVranesic,-Fundamentals ofLogicDesign with Verilog; 2nd edition, McGraw Hill Education 2017.
- 4. Charles.H.Roth,Jr.,LizyKurianJohn–Digital System DesignusingVHDL^{||},Thomson, 2ndEdition,2008.

Program	m: IV Semester Bachelo	or of Engineering (Electronics & Commun	ication Engineering)
Course	Title: Data Acquisition	and Control Lab	Course Code: 15EECP203
L-T-P:	0-0-1	Credits: 1	Contact Hours: 2Hrs/week
ISA Ma	arks: 80	ESA Marks: - 20	Total Marks: 100
Teachiı	ng Hours: 28 Hrs	Examination Duration: 2 Hrs	
List of]	Experiments:		
1.B	asic Signal Conditionin	gTechniques	
	a) Inverting and Non	Inverting Amplifier using OPAMP.	
	b) Comparator. (ZCD	&Schmitttrigger)	
	c) Precision rectifier		
2.	Realize and verify the	performance of Instrumentation Amplifie	er usingop-amp
3.	Feedback Concepts: F	Realize and verify the performance of WeinB	ridge Oscillator usingop-amp
4.	To design and implem	ent the filters for a givenspecification	
	Obtain the phase and f	requency responses of 2nd order, Low pass a	and High pass filter.
5.	To implement and cha	racterize the functional block of ADC and	iDAC.
	Realize the following da	ta converters to determine theirrespectiveper	formance parameters.
	• 4-bit R-2R D-AC	Converter.	
	• 2-Bit flash ADC/	4-Bit ADC (Using0804IC	
6.	SystemModeling		
	• Realize the system m	odeling for DC Motor using QuanserQube	
7.	To determine System I	Response of RLCcircuits	
	Time domain respo	onse of an RLC network and the response par	rameters of interest (Rise time, Peak
	overshoot, Oversho	oot and Settling time) for critical, over and un	nder damped conditions using Labview.
	Time response usin	g QuanserQube	
8.	StabilityAnalysis		
~	To determine the st	ability of the system depending upon Pole -	Zero location.
	To determine the st	ability of the system using Bode Plots.	
9.	CompensationTechniq	lues	
	To determine suital	ble compensator for the given system (PD, P	I, PID Controller using QuanserQube).

KLE TECH. KLEWERT Technological Creating Value Leveraging Knowledge Earlier known as B. V. B. College of Engineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise			Page 31 of 92
Electronics and Communication Engineering			Year: 2017-21

10. Structured Enquiry (16+16=32marks)

- MOS Amplifier Design and implementation
- Design and implement a PD control system using Co-simulation.

Text Books:

- 1. Ramakant Gayakwad, Operational Amplifiers and Linear Integrated Circuits;Fourth edition Pearson Education, 2015
- 2. Sergio Franco Design with Op-amps and Analog Integrated circuits, MHE; third edition, 2012

- 1. Dan Sheingold Analog to Digital Conversion Hand Book, 3rd Revised edition PH,1986. Prentice Hall,1985
- 2. David A. Bell, Operational Amplifiers and LinearIC's.; Third edition, Oxford University Press, 2011
- 3. Sedra and Smith Microelectronics Circuits, Sixth edition, Oxford University, 2013

	KLE TECH. KLE Creating Value Leveraging Knowl B. V. B. College of Eng	e edge Earlier known as gineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
T	itle: Curriculum structure section is and Communica	semester wise tion Engineering			Page 32 of 92 Year: 2017-21
Prog	gram: IV Semester Bach	elor of Engineering (Electronics & Commu	nication Engineering)	
ARN	A Microcontroller Labo	ratory Experiments(15EECP204)	0 0,	
ISA	Marks: 80	ESA Marks: - 20		Total Marks: 100	
Teac	ching Hours: 28Hrs	Examination Durat	tion: 2 Hrs	Contact Hours: 2Hrs/w	eek
List o	f Experiments:				
1.	Writeaprogramthatdispla Timer 0 in mode 2 at por	ysavalueof_Y'atport0 t pin p1.2 XTAL=22M)and_N'atport2andalsog MHz	eneratesasquarewaveof 10)Khz with
2.	Write a C program that simultaneously creating Timer 0to create squarew	continuously gets a s a square wave of 200 vave	ingle bit of data from F Dus period on pin P2.5.	1.7 and sends it to P1.0 i. Sending letter _A' to s	in main, while erial port. Use
3.	Write an ALP to achieve Subtraction iv. Multiplic	the following arithme ation v. 32 bit binaryd	etic operations: i. 32 bit livide	addition ii. 64 bit additior	iii.
4.	Write an ALP for the fol maximum/minimum of N	lowing using loops: i. N numbers iii. Find the	Find the sum of _N ⁴ 16 e factorial of a given nur	bit numbers ii. Find the nber with and without loc	ok uptable.
5.	Write an ALP to i. Find t equality	the length of the carrie	age r1eturn terminated st	ring. ii. Compare two stri	ngs for
6.	Write an ALP to pass par	rameters to a subrouti	ne to find the factorial o	f a number or prime numb	per generation
7.	Write a _C' program to t	est working of LED's	usingLPC2148.		
8.	Write a _C ^c program& d Microcontroller.	emonstrate an interfac	cing of Alphanumeric Lo	CD 2X16 panel to LPC21	48
9.	WriteanALPtogenerateth a. iii. Sine wave	nefollowingwaveform	sofdifferentfrequenciesi.	Squarewaveii.Triangular	
10.	Write a _C [°] program & c	lemonstrate interfacin	g of buzzer to LPC2148	(using external interrupt)	
11.	Write a program to set up	p communication betv	veen 2 microcontrollers	usingI2C.	
12.	Write a _C [*] program & c	temonstrate an interfa	cing of ADC		
13.	Develop an AKM based	application using 1. se	ensors 11. actuators 111.D18	spiays	
Te	xt Books				
1.	Steve Furber, ARM Sy	ystem- on-Chip Arcl	hitecture, 2nd, LPE.20	02	
2.	The 8051 Microcontr	oller Architecture.	Programming & Ap	plications " By _Ken	nethJ.Ayala,
	Cenage Learning; 3 rd ed	lition 2007			, , , , , , , , , , , , , , , , , , ,
3.	William HohlARM As edition ,2014	sembly Language fo	undamentals and Tech	niques by,CRC press C	CRC Press; 2 nd
р.,	Panan an Dack-				
ке 1.	-ARM systemDevelop	er'sGuide∥- Hardbo	ound,Publicationdate:	2004Imprint:	
2.	User manual onLPC21	XX.			

KLE TECH. KLEE Technological Creating Value Leveraging Knowledge Earlier known as B. V. B. College of Engineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0			
Title: Curriculum structure semester wise Page 33 of 92						
Electronics and Communication Engineering	Electronics and Communication Engineering Year: 2017-21					

Program: IV Semester Bachelor of Engineering (Electronics & Communication Engineering)				
Course Title: Data Structures Application Lab Course Code: 21EECF201			Hours	
L-T-P: 0-0-2	Credits: 2	Contact Hours: 4Hrs/week		
ISA Marks: 80	ESA Marks:20	Total Marks: 100	1	
Teaching + Lab. Hours: 48 Hrs	Examination Duration:2 Hrs			

Content	Hrs
Unit - 1	
Chapter No 1. Analysis of algorithms: Introduction, Asymptotic notations and analysis, Analysis of recursive and non-recursive algorithms, master's theorem, complexity analysis of algorithms.	10 hrs
Chapter No 2. Analysis of linear data-structures and its applications: Complexity analysis of basic data structures (Stacks, Queues, Linked lists)	10 hrs
Unit - 2	
Chapter No 3. Analysis of non-linear data-structures and its applications Trees and applications: Computer representation, Tree properties, Binary Tree properties, Binary search trees properties and implementation, Tree traversals, AVL tree. Graphs and applications: Computer representation, Adjacency List, Adjacency Matrix, Graph properties, Graph traversals. Hashing and applications: Hashing, Hash function, Hash Table, Collision resolution techniques, Hashing Applications	28 hrs
 Text Books (List of books as mentioned in the approved syllabus) 1. Richard F. Gilberg & Behrouz A. Forouzan, Data Structures A Pseudocode Approach with C, Second Edition. 2. Aaron M. Tenenbaum, Data Structures Using C. 	

KLE TECH. KLE TECH. KLE TECH. KILE TEC	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0		
Title: Curriculum structure semester wise	Page 34 of 92				
Electronics and Communication Engineering	Electronics and Communication Engineering Year: 2017-21				

Program: IV Semester Bachelor of Engineering (Electronics & Communication Engineering)				
Course Title: Data Struct	Hours			
L-T-P: 0-0-3	Credits: 3	Contact Hours: 6Hrs/week	1	
ISA Marks: 80	ESA Marks:20	Total Marks: 100	//	
Teaching + Lab. Hours: 72 Hrs	Examination Duration:2 Hrs			

List of experiments/jobs planned to meet the requirements of the course.

Categor	y: Demonstration	Total Weightage	e: 0.00	No. of lab sessions: 6.00
Expt./ Job No.	Experiment / Job Details	No. of Lab Session(s) per batch (estimate)	Marks / Experiment	Correlation of Experiment with the theory
1	Programs on Pointer concepts.	2.00	0.00	
	Learning Objectives : The students should be abl Perform basic programming 1. Pointers concepts. 2. 1D and 2Darrays. 3. Pointers to functions. 4. Memory management functions.	e to structures on nctions		1
2	Programs on string handling functions, structures union And bit- files.	2.00	0.00	
	Learning Outcomes: The students should be able a)Perform string handling fu 1. String length. 2. String concatenate. 3. Strings compare. 4. String copy. 5. Strings reverse. b) Implement Structures, ur	e <i>to write program</i> inctions like nion and bit-field	ns to:	1
3	Programming on files.	2.00	0.00	
	Learning Outcomes: The students should be abl to:	e to write a modul	ar program	1

KLE TECH. KLEE Technological University	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0	
Title: Curriculum structure semester wise			Page 35 of 92	
Electronics and Communication Engineering Year: 2017-21				

	 Open and Close the file. Read and Write the file. Append the file. 			
Categor	y: Exercise	Total Weightage	e: 20.00	No. of lab sessions: 12.00
Expt./ Job No.	Experiment / Job Details	No. of Lab Session(s) per batch (estimate)	Marks / Experiment	Correlation of Experiment with the theory
4	Programs on implementation of stacks and its applications.	2.00	3.00	
	Learning Outcomes: The students should be abl	e to:		3
	 Write a program to Insert elements for an application. Write a program using sta postfix & Infix to Prefix Write a program using sta conversion. 	delete and displa ack to convert fror ack data structure	y stack n Infix to for base	~
5	Programs on implementation of different queue data structures.	2.00	4.00	
	Learning Outcomes: The students should be abl Write a program using queu application.	e <i>to:</i> le data structure f	or an	3
6	Programs on implementation of different types of Linked lists	2.00	4.00	
	Learning Outcomes: The students should be abl use the linked lists for an ap 1. Insert, delete and display	ng Outcomes: udents should be able to write a modular program to e linked lists for an application rt , delete and display a node in SLL.		
	 Insert , delete and display Insert delete and display 	y a node in DLL. a node in CLL.		
7	Programs on Implementation of trees.	2.00	3.00	
	Learning Outcomes: The students should be abl	e to write modular	r programs to	5

KLE TECH. KLE Technological University	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0	
Title: Curriculum structure semester wise			Page 36 of 92	
Electronics and Communication Engineering Year: 2017-21				

	 Perform varia To find max, To find the here To count not To delete a re 	ous operatio min value in eight of a tre les in a tree. ode in a tree				
8	Programs to im different sorting techniques.	plement	2.00	3.00	le l	
	Learning Outcomes: The students should be able to: Write modular program on perform the following sorting techniques				5	
	 Selection Insertion Bubble Merge Quick Heap 				1	
9	Programming o tables	n hash	2.00	3.00		
	Learning Outcomes: 6 The students should be able to 6 Write modular program on 1. Direct-address tables 2 Hash tables					
	Books/	References	baum et al "Data	Structures usi	ng C." PHI 2006	
	2. Corr	nen, Leisers	on, Rivest " Introc	luction to Algor	rithms", PHI, 2001	
	3. E Balaguruswamy, "The ANSI C programming Language", 2ed., PHI, 2010.					
	4. Yashavant Kanetkar, "Data Structures through C", BPB publications 2010					
	 Horowitz, Sahani, Anderson-Feed, "Fundamentals of Data Structures in C", 2ed, Universities Press, 2008 					
	 Richard F. Gilberg, Behrouz A. Forouzan "Data Structures: A Pseudocode Approach With C", 2nd Edition, Course Technology, Oct 2009. 					
	7. Kerr	nighan and F	Ritchie, The ANSI	C programming	g Language, 2 ed., PHI.	
	8. Rob	ert Kruse, D	ata Structures and	d Program Des	ign in C, 2 ed., Pearson	
KLE TECH. KLEE Technological Creating Value Leveraging Knowledge Earlier known as B. V. B. College of Engineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0			
--	---	-------------------------	---------------			
Title: Curriculum structure semester wise	•	Page 37 of 92				
Electronics and Communication Engineering			Year: 2017-21			

	Semester: V								
No	Code	Course	L-T-P	Credits	Contact Hours	ISA	ESA	Total	Exam Duration
1	19EECC301	PC10:CMOS VLSI Circuits	4-0-0	4	4	50	50	100	3 hours
2	21EECC302	PC11: Communication System I	4-0-0	4	4	50	50	100	3 hours
3	17EECC303	PC12: Digital Signal Processing	4-0-0	4	4	50	50	100	3 hours
4	17EECC304	PC13: Operating System & Embedded Systems Design	3-0-0	3	3	50	50	100	3 hours
5	17EECP301	PCL5: Communication and signal processing Lab	0-0-1	1	2	80	20	100	2 hours
6	17EECP302	PCL6: RTOS Lab	0-0-1	1	2	80	20	100	2 hours
7	19EECP301	PCLx: CMOS VLSI Circuits Lab	0-0-1	1	2	80	20	100	2 hours
8	17EECC307	PC15: Machine Learning	2-0-1	3	4	50	50	100	3 hours
9	17EECW301	P1: Mini Project	0-0-3	3	6	50	50	100	2 hours
ТОТ	TAL		17-0-7	24	31	540	360	900	

Batch 2019-23 Semester: V

ISA: In Semester Assessment ESA: End Semester Assessment L: Lecture T: Tutorials P: Practical HS (Humanities) = H; B(Basic Science) = B; ES(Engineering Science) = F; PC (Program Core) = C; EC(Any Elective) = E; PW(Project Work) = W; Research = R; Internship= I; Seminar = S; Colloquium = V; Self-study = Y; Specialtopic= T; Apprenticeship = A; Laboratory / Practical = P;Field Work = D; and Non-credit course = N.

	Semester: VI								
No	Code	Course	L-T-P	Credits	Contact	ISA	ESA	Total	Exam
					Hours				Duration
1	16EHSC301	H3: Professional Aptitude and Logical reasoning.	3-0-0	3	3	50	50	100	3 hours
2	17EECC305	PC13:Automotive Electronics	3-0-0	3	3	50	50	100	3 hours
3	17EECC306	PC14:Computer Communication Networks	4-0-0	4	4	50	50	100	3 hours
4	21EECC307	PC11: Communication System II	3-0-0	3	3	50	50	100	3 hours
5	17EECEXXX	PSE Elective 1	3-0-0	3	3	50	50	100	3 hours
6	17EECP303	PCL7: Computer Communication Networks Lab	0-0-1	1	2	80	20	100	2 hours
7	17EECP304	PCL8: Automotive Electronics Lab	0-0-1	1	2	80	20	100	2 hours

KLE TECH. KLEE Technological Creating Value Leveraging Knowledge Earlier known as B. V. B. College of Engineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0		
Title: Curriculum structure semester wise					
Electronics and Communication Engineering			Year: 2017-21		

8	17EECW302	P2: Minor Project	0-0-6	6	12	50	50	100	2 hours
TO	ΓAL		16-0- 8	24	32	460	340	800	

ISA: In Semester Assessment ESA: End Semester Assessment L: Lecture T: Tutorials P: Practical HS (Humanities) = H; B(Basic Science) = B; ES(Engineering Science) = F; PC (Program Core) = C; EC(Any Elective) = E; PW(Project Work) = W; Research = R; Internship= I; Seminar = S; Colloquium = V; Self-study = Y; Specialtopic= T; Apprenticeship = A; Laboratory / Practical = P;Field Work = D; and Non-credit course = N.

Elective VI (Batch 2019-23)

	Semester: VI																									
No	Code	Course: PSE1: Elective	Category	L-T P	Credits	Contact Hours	ISA	ESA	Total	Exam Duration																
	17EECE301	Analog Circuits Design		0- 0- 3		6	100																			
	19EECE322	Introduction to Deep Learning	PSE	- PSE	PSE	PSE 1 0- 1 0- 0- 3 2- 0- 1 3- 0- 0- 0- 0- 0- 0- 0- 0- 0- 0	2- 0- 1		4	50	50															
	17EECE302	Advanced Digital Logic Design					0- 0- 3		3	100																
PSE Elective	17EECE307	Internet of Things					DCE	DSE	PSE	DSE	PSE	PSE	PSE	PSE	PSF	PSF	DSE	DSE	PSE	2- 0- 1	3	4	50	50	100	3Hours
1	21EECE308	Information Theory and Coding					3- 0- 0	5	3	50	50	100	SHOUIS													
	17EECE310	Embedded Intelligence Systems							0- 0- 3		9	80	20													
	20EECE340	Multi core Architecture & Programming					2- 0- 1		4	50	50															
	18EECE421	OOPS using C++		2- 0-		4	50	50																		

KLE TECH. Creating Value Creating Value Leveraging Knowledge Earlier known as B. V. B. College of Engineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise Electronics and Communication Engineering			Page 39 of 92 Year: 2017-21

		1			

			1
Program: V Semester Engineering)	Bachelor of Engineering(Electron	ics & Communication	Teaching
Course Title: CMOS V	LSI Circuits	Course Code: 19EECC301	liouis
L-T-P: 4-0-0	Credits: 04	Contact Hours; 6 Hrs/week	
ISA Marks: 50	ESA Marks: 50	Total Marks: 100	
Teaching Hours: 72 H	rs Examination Duration: 3 Hrs		
	Content		
Unit I Chapter No. 1. Introdu VLSI Design Flow, Sen growing Silicon, Introdu implantation), Basic CM Twin-tub Process, Oxide twenty-first century MC scaling path for MOSFE Chapter No. 2. Electro DC transfer characteristic capacitance models. Tra Gates, Gate Design for T Estimation Elmore Del	action to VLSI and IC fabrication inconductor Technology - An Overv action to Unit Processes (Oxidation, IOS technology - Silicon gate proce isolation. FinFET device, The roo SFETS, The thin body MOSFET co Ts, Ultra-thin body FET, Recent tra- nic Analysis of CMOS logic gates ics of CMOS inverter, Beta Ratio E nsient Analysis of CMOS Inverter, Fransient Performance, Switch-leve av Model, Power Discipation of CM	technology view, Czochralski method of Diffusion, Deposition, Ion- ess, n-Well process, p-Well process, t cause of short channel effects in oncept, The FinFET and a new ends in fabrication technology. ffects, Noise Margin, MOS NAND, NOR and Complex Logic I RC Delay Models, Delay IOS Inverter Transmission Cates	08
& Pass Transistors Tris	tate Inverter	105 Inverter, Transmission Gates	
	Unit II		-
Chapter No. 3. Design	of CMOS logic gates		06
Stick Diagrams, Euler P Triggering Prevention.	ath, Layout design rules, DRC, Circ	cuit extraction, Latch up –	
Chapter No. 4. Designi Gate Delays, Driving La Logical effort. Pseudo n Logic Networks: CVSL	ng Combinational Logic Network rge Capacitive Loads, Delay Minin MOS, Clocked CMOS, Dynamic C , CPL.	s nization in an Inverter Cascade, MOS Logic Circuits, Dual-rail	14

KLE TECH. KLE TECH. KLE TECH. KILE TEC	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise			Page 40 of 92
Electronics and Communication Engineering			Year: 2017-21

Unit – III	
Chapter No. 5. Sequential CMOS Circuit Design	08
Sequencing static circuits, Circuit design of latches and flip-flops, Clocking- clock	
generation, clock distribution.	

KLE TECH. KLEE Technological Creating Value Leveraging Knowledge Earlier known as B. V. B. College of Engineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise			Page 41 of 92
Electronics and Communication Engineering			Year: 2017-21

Text Books (List of books as mentioned in the approved syllabus)

- 1. John P.Uyemura, Introduction to VLSI Circuits and Systems, 1, Wiley, 2007
- 2. Neil Weste, David Harris & Ayan Banerjee, CMOS VLSI Design, 4, Pearson Ed 2011
- 3. Sung-Mo Kang & Yusuf Leblebici, CMOS Digital Integrated Circuits: Analysis and Design, 3, Tata McGra, 2007

References

- FinFET Modeling for IC Simulation and Design: Using the BSIM-CMG Standard By Yogesh Singh Chauhan, Darsen Duane Lu, VanugopalanSriramkumar, SourabhKhandelwal, Juan Pablo Duarte, NavidPayvadosi, Ai Niknejad, Chenming Hu, Elsevier Publication, 2015
- 2. Wayne, Wolf, Modern VLSI design: System on Silicon, 3, Pearson Ed, 2005
- 3. Douglas A Pucknell and Kamran Eshraghian, Basic VLSI Design, 3rd edition, PHI,2005
- 4. Phillip. E. Allen, Douglas R. Holberg, CMOS Analog circuit Design, 3rd edition, Oxford University,2011

KLETECH. KLEVERING Knowledge Leveraging Knowledge B. V. B. College of Engineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise		• •	Page 42 of 92
Electronics and Communication Engineering			Year: 2017-21

Program: V Semester Bachelor of Engineering (Electronics & Communication Engineering)		Teaching Hours	
Course Title: Commun	Course Title: Communication Systems I Course Code: 21EECC302		
L-T-P: 4-0-0	Credits: 4	Contact Hours: 4 Hrs/week	
ISA Marks: 50	ESA Marks: 50	Total Marks: 100	
Teaching Hours: 50Hrs	Examination Duration: 3 Hrs		1
	Content	/	<i>.</i>
	Unit – 1	le la construcción de la	Hours
Introduction, need for m Domain description. Ge square law and envelope Generation of DSBSC w waves: Costas loop. Quadrature carrier multi domain description of S Comparison of amplitud Chapter 02. Receiver a Radio receivers: Tuned selectivity, selection of 1	and the formulation formulation formulation and the formulation of AM wave- square law e detector. Double side band supp waves: balanced modulator. Coher applexing. Single side band modula SB modulated Signals-Generation le modulation techniques, Frequent and its characteristics: radio frequency receiver, Superher IF. Block diagram and features of	a, Time-Domain description, Frequency- v modulator. Detection of AM waves, ressed carrier modulation (DSBSC), rent detection of DSBSC modulated ation, Frequency-Domain and time- n, detection. ncy division multiplexing (FDM).	14 Hours 06 Hours
	Unit – 2		
Chapter 03. Angle mod frequency Deviation, Na diagram of FM Transmi bandwidth, Generation of	dulation: Basic definitions, Phase arrow and Wide band frequency n ssion band width of FM waves, E of FM Waves: indirect FM, Direct	e and frequency modulation, Phase and nodulation. Spectrum and phase affect of Modulation index on t FM, Demodulation of FM Waves,	08 Hours
Chapter 04. Random Variables and processes: Random variables-average, variance, CDF, PDF, Joint CDF and PDF, Random Process- Stationary, Mean, Correlation and Covariance functions., autocorrelation function, Cross-correlation functions. Power spectral density: Properties of the spectral density, Gaussian Process: Central limit theorem, Properties of Gaussian processes.		06 Hours	
Chapter 05. Noise in Continuous wave modulation Systems: Sources of noise: Shot noise, thermal noise, White noise. Frequency domain representation, Effect of filtering on Gaussian noise, Mixing and superposition of Noises, Noise equivalent bandwidth, Quadrature components of noise, Narrowband noise, Noise figure., Equivalent noise temperature. Receiver model, Noise in AM Receivers, Noise in FM receivers			06 Hours
	Unit - 3		
Chapter 06. Introducti signals, Reconstruction Signal distortion in Sam	on to Sampling: Sampling theore of a message from its samples. Ti pling.	em, Quadrature sampling of Band pass me Division Multiplexing (TDM)	10 Hours

KLE TECH. KLE TECH. KLE TECH. KILE TEC	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise			Page 43 of 92
Electronics and Communication Engineering			Year: 2017-21

Text book:

- 1. "Communication Systems" by 'Simon Haykin' John Wiley 2003. 5th edition, 2009
- 2. "Principles of communication Systems", by Taub & Schilling, 2nd edition, TMH.
- 3. "Digital communications", Simon Haykin, John Wiley, 2006

References

- 4. Communication Systems, by B.P.Lathi,
- 5. Ganesh Rao, K N Haribhat, Analog Communication, Sanguine, 2009
- 6. Communication Systems by Harold. P.E, Stern Samy. A. Mahmond, Pearson Education, 2004.
- 7. Electronic communication systems, Kennedy and Davis, TMH, Edn. 6, 2012

KLETECH. KLEVERAGING KNOWLEDGE Creating Value Leveraging Knowledge Earlier known as B. V. B. College of Engineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise			Page 44 of 92
Electronics and Communication Engineering			Year: 2017-21

Program: V Semester Bachelor of Engineering (Electronics & Communication Engineering)		Teachin g Hours	
Course Title: Digital Sig	nal Processing	Course Code: 17EECC303	g mours
L-T-P: 4-0-0	Credits: 4	Contact Hours: 4Hrs/week	
ISA Marks: 50	ESA Marks: 50	Total Marks: 100	
Teaching Hours: 50Hrs	Examination Duration: 3 Hrs		1
Con	itent	/	
Uni	it - 1		
Chapter No. 1. Discrete	Fourier Transforms	le la companya de la companya	
Brief review of signals and Fourier Transforms (DFT) signals. DFT as a linear tra DFT, multiplication of two DFT in linear filtering, over	d systems: Basic definitions, pro b: Frequency domain sampling a ansformation, its relationship with to DFTs- the circular convolution erlap-save and overlap-add meth	operties and applications. Discrete nd reconstruction of discrete time th other transforms, Properties of n, additional DFT properties, use of nod.	12
Chapter No. 2. Fast-Fou	rier-Transform (FFT) algorith	nms	
Fast-Fourier-Transform (F computation of the DFT (i DFT and IDFT: Decimatio	FT) algorithms: Direct computa .e. FFT algorithms), Radix-2 FI pn-in-time and Decimation-in-fr	ation of DFT, Need for efficient FT algorithm for the computation of equency algorithms, Composite FFT.	08
Chanter No. 3 Design of	Digital FIR Filtors		
Design of digital filters: C digital filters: symmetric a windowing method- Recta linear phase FIR filters usi	onsiderations and characteristic and anti-symmetric FIR filters, c angular, Hamming, Hanning, Ba ang frequency sampling techniqu	s of practical digital filters. design of lesign of linear phase FIR filters using rtlet and Kaiser windows. Design of ne.	10
Chapter No. 4. Design of	IIR filters from analog filters		
Design of IIR filters from method, bilinear transform and Chebyshev filters, free	analog filters: approximation of nation, Characteristics of commo quency transformation in the dig	derivative, impulse invariance only used analog filters: Butterworth gital domain.	10
Uni	it - 3		
Chapter No. 5. Realization Implementation of Digital cascade, frequency sampli	on of Digital FIR Systems systems: structures for FIR syst ng and lattice structure, Compa	ems: direct form I, direct form II, rison of the realization techniques.	05
Chapter No. 6. Realization	on of Digital IIR Systems	<u>^</u>	
Structures for IIR systems Comparison of the realization	- direct form I, direct form II, c tion techniques.	ascade, parallel and lattice structure,	05

KLE TECH. KLE TECH. KLE TECH. KLE TECH. KILE TECH	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise			Page 45 of 92
Electronics and Communication Engineering			Year: 2017-21

Text Books

- Proakis & Manolakis, Digital signal processing Principles Algorithms & Applications, 4th edition, PHI, New Delhi,2007
- 2. S.K. Mitra, Digital Signal Processing, 2nd edition, Tata Mc-Graw Hill,2004

References

1. Oppenheim& Schaffer, Discrete Time Signal Processing, 5th edition, PHI, New Delhi, 2000

KLETECH. Creating Value Leveraging Knowledge B. V. B. College of Engineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise	•	•	Page 46 of 92
Electronics and Communication Engineering			Year: 2017-21

Program: V Semester Bachelor of Engineering (Electronics & Communication Engineering)			
Course Title: Operating S Design	System and Embedded System	Course Code: 17EECC304	Teaching
L-T-P: 3-0-0	Credits: 3	Contact Hours: 3Hrs/week	Hours
ISA Marks: 50	ESA Marks: 50	Total Marks: 100	
Teaching Hours: 40 Hrs	Examination Duration: 3 Hrs		1
ι	Jnit I		//
Chapter 1: Introduction a what is an operating system allocation and related func System Calls and Types. C Modules and Hybrid system	and System structures n? Goals of an operating system. tions. Classes of an operating sys perating system Structure – Sim ns. System Boot	Operation of an os .Resource stem. Operating System Services . ple , Layered, Microkernels,	03
Chapter 2: Process Mana Process concept- operating scheduler- preemptive sche served scheduling, shortes	gement on process, inter process comme eduling, scheduling criteria, sche t job first scheduling, priority sch	unication, process scheduling- CPU eduling algorithms- first come first neduling, round robinscheduling.	05
Chapter 3: Memory Man	agement		06
Memory Management Stra Swapping, memory allocat Virtual Memory.	tegies: process address space sta ion; fragmentation Paging; Struc	tic vs dynamic loading. ture of page table; Segmentation,	
U	nit II		
Chapter 4: Introduction Introduction To Real-Time embedded system- real time embedded systems. Introdu components in RTOS kern Preemptive priority-based	To Real-Time Operating System Operating Systems: Introduction to systems, characteristics of real action to RTOS, key characteristic el, objects, scheduler, services, c scheduling, Round-robin and press	ms n to OS, Introduction to real time time systems and the future of ics of RTOS, its kernel, ontext switch, Scheduling types: emptive scheduling.	08
Chapter 5: Tasks, Semap	hores and Message Queues:		
Tasks, Semaphores and Me Steps showing the how FS exclusion (mutex) semaphores shared-resource-access symmessage queue, its structures messages, Sending message	essage Queues: A task, its structu M works. A semaphore, its structore, Synchronization between tw achronization, Recursive shared- re, Message copying and memory es in FIFO or LIFO order, broad	tre, A typical finite state machine, ture, binary semaphore, mutual o tasks and multiple tasks, Single resource-access synchronization. A y use for sending and receiving casting messages.	08
	nit III		T
Classification and purpose embedded system, Core an	s of embedded system, Character d Supporting components of em	rs and Quality attributes of bedded system, Embedded firmware	05

KLE TECH. KLE TECH. KLE TECH. KILE TEC	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise			Page 47 of 92
Electronics and Communication Engineering			Year: 2017-21

Chapter 7: Wired and Wireless Protocols: Bus communication protocol (USB,I2C,SPI), Wireless and mobile system protocol (Bluetooth, 802.11 and its variants, ZigBee), Embedded design cycle-case study-ACVM

Text Books

- 1. Silberschatz ,Galvin and Gagne ,IIOperating system conceptsII,9th edition, WILEYPublication,2018.
- 2. Qing Li with Caroline Yao, Real-Time Concepts for Embedded Systems, 1E, Published, 2011
- Shibu K V,IIIntroductionto Embedded systemsII,2nd edition, McGraw Hill Education India Private Limited,2017
- 4. Raj Kamal, I Embedded Systems II, Paperback, 3rd edition, McGraw-Hill Education, 2017

References

1.DhananjayDhamdhere,IIOperating Systems a Concept Based ApproachII,3rd edition, McGraw-HillEducation,2017

Program: V Semeste Engineering)	er Bachelor of Engineering (El	ectronics & Communication	
Course Title: Machi	ine Learning	Course Code: 17EECC307	
L-T-P: 2-0-1	Credits: 3	Contact Hours: 4 Hrs/week	Teaching
ISA Marks: 50	ESA Marks: 50	Total Marks: 100	Hours
Teaching Hours: 50Hrs	Examination Duration: 3 Hrs		
	11		
Content			
Unit – 1			Hrs
Chapter No. 1. Introduction Introduction what is machine learning? Applications of machine learning, types of machine learning: supervised, unsupervised and reinforcement learning, dataset formats, basic terminologies		05	
Chapter No. 2. Supervised Learning Linear regression, logistic regression linear regression: single and multiple variables, sum of squares error function, the gradient descent algorithm, application, logistic regression, the cost function, classification using logistic regression, one-v/s-all classification using logistic regression, regularization.		10	
	Unit – 2		

KLE TECH. KLE TECH. KLE TECH. KILE TEC	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise			Page 48 of 92
Electronics and Communication Engineering			Year: 2017-21

Chapter No. 3. Supervised Learning: Neural Network Introduction to perception learning, implementing simple gates XOR, AND, OR using neural network. Model representation, gradient checking, back propagation algorithm, multi-class classification, application- classifying digits, SVM.	10
Chapter No. 4. Unsupervised Learning: Clustering	05
Introduction, K means clustering, algorithm, cost function, application.	05
Unit – 3	
Chapter No. 5. Unsupervised Learning: Dimensionality reduction	//
Dimensionality reduction, PCA- principal component analysis, applications, clustering	04
data and PCA.	
Text Book	
1. Tom Mitchell, Machine Learning, 1 st edition, McGraw-Hill., 2017	
2. Christopher Bishop, Pattern Recognition and Machine Learning, 1, Springer, 2 nd prin	nting 2011

 Christopher Bishop, Pattern Recognition and Machine Learning, 1, Springer, 2nd printing 2011 edition

References

1. Video lectures by : Andrew Ng, Co-founder, Coursera; Adjunct Professor, Stanford University; formerly head of Baidu AI Group/Google Brain

https://www.coursera.org/learn/machine-learning#

 Trevor Hastie, Robert Tibshirani, Jerome Friedman, The Elements of Statistical Learning : Data Mining, Inference and Prediction, 2nd edition, Springer, 9th printing 2017 edition

KLE TECH. KLEE Technological Creating Value Leveraging Knowledge Earlier known as B. V. B. College of Engineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise			Page 49 of 92
Electronics and Communication Engineering			Year: 2017-21

Program: V Semester Bachelor of Engineering (Electronics & Communication Engineering)Course Title: Communication and Signal Processing LabCourse Code: 17EECP301		Teaching Hours	
L-T-P: 0-0-1	Credits: 1	Contact Hours:2 Hrs/week	
ISA Marks: 80	ESA Marks: 20	Total Marks: 100	
Teaching Hours: 24	HrsExamination Duration: -		

List of Experiments

Proof of concept on Discrete ICs

- 1. DSBSC modulator anddemodulator.
- 2. Frequency modulator anddemodulator
- 3. Frequency Shift Keying (FSK) modulator and demodulator.
- 4. Time Division Multiplexing with minimum fourchannels

Mathematical Modeling and Simulation

- 1. Design Square Law Modulator and detect the signal using square law and envelopschemes.
- 2. Design Frequency Modulator and Demodulator and analyze the performance without and withnoise.
- 3. Design, analyze and compare the BER for different digital modulationtechniques.
- 4. Develop a model and simulate BPSK using Costasloop.

Implementation on Real Time Hardware

- 1. Design and Implement a complete real-time RF transceiver on Advanced Omni Software Radio Transceiver (AOSRT) for Narrow Band Frequency Modulation and Wide band Frequency Modulation and performanalysis.
- 2. Design and Implement a real-time RF transceiver for audio input using M-array PSK modulation schemeand analyze performance in terms of SNR andBER.

Open Ended Experiment

1. Explore the features of SDR to design an appropriate and robust frequency selective system to eliminate noise present in an audiosignal.

KLE TECH. KLEE Technological Creating Value Leveraging Knowledge Earlier known as B. V. B. College of Engineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise			Page 50 of 92
Electronics and Communication Engineering			Year: 2017-21

Program: V Semester Bachelor of Engineering (Electronics & Communication Engineering)

CMOS VLSI Circuits Lab ISA Marks: 80	oratory Experiments Course Co ESA Marks: 20	de: 19EECP301 Total Marks: 100
Teaching Hours: 25Hrs	Examination Duration: 2 Hrs	Contact Hours: 2Hrs/week
List of Experiments:		
1. Introduction to Ca	dence EDAtool.	
2. Static and Dynami	c Characteristic of CMOSinverter.	
3. Lavout of CMOS I	nverter(DRC,LVS)	
4. Static and Dynami	c Characteristic of CMOS NAND2 a	ndNOR2.
5. Lavout of NAND2	. NOR2, XOR2 gates (DRC,LVS).	
Structured Enquiry	, ,	
1. Design a Phase De	tector usingD-FF	
Open Ended	8	
1. Design complex co	ombinational circuits and analyze the	performance using Cadencetool.

Books/References:

- 1. JohnP.Uyemura,-IntroductiontoVLSICircuits andSystemsII,Wiley, 2006.
- 2. Neil Weste and K. Eshragian, IPrinciples of CMOS VLSI Design: A System Perspective, II 2nd edition, Pearson Education (Asia) Ptv. Ltd., 2000.

KLE TECH. KLE TECH. Creating Value Leveraging Knowledge	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise			Page 51 of 92
Electronics and Communication Engineering			Year: 2017-21

Program: V Semester Bachelor of Engineering (Electronics & Communication Engineering)			
RTOS Laboratory Experiments		Course Code: 17EECP302	
ISA Marks: 80	ESA Marks: - 20	Total Marks: 100	
Teaching Hours: 24Hrs	Examination Duration: -	Contact Hours: 2 Hrs/week	

List of Experiments:

- 1. Analyze and Demonstrate debugging skills for programsgiven.
- 2. Program & demonstrate interfaces I2C-memory to LPC2148Microcontroller.
- 3. Program & demonstrate interfaces SPI-RTC to LPC2148Microcontroller.
- 4. Program & demonstrate concept of H/W Interrupts interface to LPC2148Microcontroller.
- 5. Program & demonstrate concept of TaskScheduling.
- 6. Program & demonstrate concept of Semaphore.
- 7. Program & demonstrate concept of Mailbox.
- 8. Program & demonstrate concept of S/WInterrupts.
- 9. Program & demonstrate concept of interrupts.
- 10. Program & demonstrate concept of Inter TaskCommunication.

Reference Books

- 1. -ARMSystem- on-ChipArchitecture || by SteveFurber ||, LPE, Second Edition, Addison Wesley; 2000.
- 2. -EmbeddedSystems-Architecture,ProgrammingandDesignlbyRajKamal,3rd edition,TMH,2017
- Dr.K.V.K.K.Prasad,-Embedded/Realtimesystems:concepts,Design&Programmingl,publishedbydreamtechp ress,
 - 2003.

Manual

- 1. LPC2148 datasheet byNXP.
- 2. LPC2148 board manual by ALS, Bangalore.

Laboratory Title: Mini Project	Lab. Code: 17EECW301
Total Hours: 60	Duration of ESA Hours: 3 Hours
ISA Marks: 50	ESA Marks: 50

Guide lines for selection of a project:

- The project needs to encompass the concepts leant in a subject/s studied in the previous four semesters, so that the student will learn to integrate, the knowledge base acquired to provide a solution to the identified need.
- 2. Project should be able to exhibit sensing, controlling and actuation sections.
- 3. The mini project essentially will comprise of two components:

KLE TECH. KLEWE Technological Creating Value Leveraging Knowledge Earlier known as B. V. B. College of Engineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise			Page 52 of 92
Electronics and Communication Engineering			Year: 2017-21

- The hardware design
- The graphical user interface (GUI) for application and data analysis with report generation.



- 4. Student can select a project which leads to a product or model or prototype related to following areas (not limited to these areas).
 - Pulse and digital circuits: simulate the working of one or more circuits
 - Signals and systems: simulate the behavior of a system by considering different signals
 - Analog Electronic: simulate working of different devices
 - Control systems: simulate the behavior of a control system
 - Linear Integrated Circuits: simulate working of one or more circuits
 - Micro-controllers: simulate the ALU/control unit of microcontroller
- 5. Time plan: Effort to do the project should be between 120-150 Hrs per team, which includes self study of an individual member (80-100 Hrs) and team work (40-50 hrs).
- 6. Learning overhead should be 20-25% of total project development time.

KLETECH. Creating Value Leveraging Knowledge B. V. B. College of Engineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise			Page 53 of 92
Electronics and Communication Engineering			Year: 2017-21

Program: VI Semester Bachelor of Engineering (Electronics & Communication Engineering)

Engineering)			
Course Title: Automot	tive Electronics	Course Code: 17EECC305	—Teaching
L-T-P: 3-0-0	Credits: 3	Contact Hours: 3Hrs/week	Hours
ISA Marks: 50	ESA Marks: 50	Total Marks: 100	110015
Teaching Hours: 40	Examination Duration: 3 Hrs	3	
Hrs			
Chapter 1: Introduction overview : Overview of Automotive automotive supply chain interdisciplinary design in automobiles and appl Introduction to power the Steering Control, ,Over development cycles(V and A), Com	on: Automotive Systems, Design re industry, Vehicle functional do n, global challenges. Role of tech Introduction to modern automo lication areas of electronic system rain, Automotive transmissions sy view of Hybrid Vehicles, ECU D sponents of ECU, Examples of EC	n cycle and Automotive industry mains and their requirements, nology in Automotive Electronics an tive systems and need for electronics is in modern automobiles, ystem ,Vehicle braking fundamentals besign Cycle : Types of model CU on Chassis, Infotainment, Body	d 07
Chapter 2: Embedded Automotive grade micro applications, Automotiv control functions, Fuel of algorithm for EMS, Loo Fuel maps/tables, Igniti Safety Systems in Auto assist, Airbag systemset	system in Automotive Application ocontrollers: Architectural attribu- ve grade processors ex: Renesas, control, Electronic systems in En ok-up tables and maps, Need of n on maps/tables, Engine calibratic mobiles: Active and Passive safe tc.	tions & Automotive safety systems ites relevant to automotive Quorivva, Infineon. EMS: Engine gines, Development of control naps, Procedure to generate maps, on, Torque table, Dynamometer testin ty systems: ABS, TCS, ESP, Brake	08 g
τ	Jnit II		
Chapter 3: Automotiv Sensor characteristics, S Avoiding redundancy, S sensors), wheel speed se sensor, Temperature ser concentration sensor, T sensor, Manifold Absol ACTUATORS, Solenoi	e Sensors and Actuators Sensor response, Sensor error, Re Smart Nodes, Examples of senso nsors, Engine speed sensor, Vehi nsor, Mass air flow (MAF) rate so hrottle plate angular position sens ute Pressure (MAP) sensor. Actu id actuator, Exhaust Gas Recircul	dundancy of sensors in ECUs, rs : Accelerometer (knock cle speed sensor, Throttle position ensor, Exhaust gas oxygen sor, Crankshaft angular position/RPM ators: ENGINE CONTROL ation Actuator.	08 1
Chapter 4: Automotiv protocols : CAN, LIN ,	e communication protocols :Ov Flex Ray, MOST	erview of Automotive communication	on 07
Unit III Chapter 5:Advanced I : Advanced Driver Assist Departure Warning, Co Headlights Control, Con	Driver Assistance Systems (ADA tance Systems (ADAS):Example: Ilision Warning, Automatic Cruis nnected Cars technology and tren	AS) and Functional safety standard s of assistance applications: Lane se Control, Pedestrian Protection, ids towards Autonomous vehicles.	ls 05

KLE TECH. KLEE Technological Creating Value Leveraging Knowledge Earlier known as B. V. B. College of Engineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise			Page 54 of 92
Electronics and Communication Engineering			Year: 2017-21

Functional Safety: Need for safety standard-ISO 26262, safety concept, safety process for product life cycle, safety by design, validation.

Chapter 6: Diagnostics :

Fundamentals of Diagnostics, Basic wiring system and Multiplex wiring system, Preliminary checks and adjustments, Self-diagnostic system. Fault finding and corrective measures, Electronic transmission checks and Diagnosis, Diagnostic procedures and sequence, On board and off board diagnostics in Automobiles, OBDII, Concept of DTCs, DLC, MIL, Freeze Frames, History memory, Diagnostic tools, Diagnostic

protocols KWP2000 and UDS

- 1. Ribbens, Understanding of Automotive electronics, 8th edition, Elsevier, 2017
- 2. Denton.T, Automobile Electrical and Electronic Systems, 5th edition, Routledge, 2017
- 3. Denton.T, Advanced automotive fault diagnosis, 4th edition Routledge, 2016

References

- 1. Ronald K Jurgen, Automotive Electronics Handbook, 2nd Edition, McGraw-Hill, 1999
- 2. James D Halderman, Automotive electricity and Electronics, 5th edition, Pearson, 2016
- 3. Allan Bonnick, Automotive Computer Controlled Systems Diagnostic Tools and Techniques, Elsevier Science,2001
- 4. Nicholas Navet , Automotive Embedded System Handbook ,2009

KLE TECH. KLEETECH. Creating Value Leveraging Knowledge B. V. B. College of Engineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise			Page 55 of 92
Electronics and Communication Engineering			Year:

Program: VI Semester Bachelor of Engineering (Electronics & Communication Engineering)		Teaching Hours	
Course Title: Compute	r Communication Networks	Course Code: 17EECC306	
L-T-P: 4-0-0	Credits: 4	Contact Hours: 4 Hrs/week	
ISA Marks:50	ESA Marks: 50	Total Marks: 100	
Teaching Hours: 50Hrs	Examination Duration: 3 Hrs		
Con	itent		Hrs
Uni	t - 1		
Chapter No. 1. Compute What is Internet?The Ne switched networks. Proto attack.	ter Networks and the Internet twork Edge, the network Core, pool layers (OSI layers) and the	t delay -loss—throughput in packet ir service models,networks under	08 hrs
Chapter No. 2. Applica	tion Layer		12 hrs
Principles of network applications, the web and HTTP, DHCP, file transfer-FTP, electronic mail in the internet, DNS, peer-to-peer applications, socket programming-creating network applications			
Uni	t - 2		
Chapter No. 3. Transpo	ort Layer		10 hrs
Introduction and transport - overview of the transport connectionless transport: reliable data transfer, con	rt-layer services-relationship be ort layer in the internet, multiple UDP, principles of unection oriented transport TCI	etween transport and network layers exing and de multiplexing, P. TCP congestion control.	
Chapter No. 4. Networl	k laver		10 hrs
Introduction, virtual circo protocol (IP): forwarding and addressin broadcast and multi cast	uit and datagram networks, what is in the internet, routing algor routing.	at's inside router? The Internet ithms, routing in the internet,	
Uni	it - 3		
Chapter No. 5. The link	k layer: Links, Access networ	ks, and LANs	10 hrs
Introduction to the link la links and protocols, swite layer, data center networ	ayer, error-detection and correct ched local area networks, link v king, retrospective: A day in th	tion techniques, multiple access virtualization: A network as a link e life of a web page request.	
Text Book1.Kurose&Ro	oss,ComputerNetworkingATop	D-DownApproach,6 th editionPEARSO	N,2013.
References 1. LarryL. Pet	erson&BruceS.Davie,Compute	erNetworks:ASystemsApproach,5 th ec	lition, Elsevier,

- 2011 Behrouz A. Forouzan, Data Communication and Networking, Paperback, 5th edition, TMG,2017

KLE TECH. KLEE Technological Creating Value Creating Value Leveraging Knowledge Earlier known as B. V. B. College of Engineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise Page 56 of 92			
Electronics and Communication Engineering			Year:

Program: VI Semester Bachelor of Engineering (Electronics & Communication Engineering)		Teaching Hours	
Course Title: Com	nunication Systems II	Course Code: 21EECC307	
L-T-P: 3-0-0	Credits: 3	Contact Hours: 3 Hrs/week	
ISA Marks: 50	ESA Marks: 50	Total Marks: 100	
Teaching Hours: 42Hrs	Examination Duration: 3 Hrs		_
	Content		
	Unit – I		Hours
Chapter 01. Quanti and SNR, robust qua Binary data formats	zation and Coding techniques: Quantization, DPCM, DM, ADM, codin	antization, PCM, quantization noise g speech at low bit rates, applications,	06 Hrs
Chapter 02. Digital modulation technique modulation technique Modulation Technique applications	Modulation Techniques : Digital Mes, Coherent quadrature modulation es, Comparison of Binary and Quate ues, effect of ISI, Bit versus Symbol	Aodulation formats, Coherent binary techniques. Non-coherent binary rnary Modulation techniques. M-ary error probability, Synchronization and	10 Hrs
	Unit – II		
Chapter 03. Base ba Transmission, Discre criterion for distortio band M-ary PAM sys	and shaping for data transmission: the PAM signals, power spectra of di n less base-band binary transmission stems, and adaptive equalization for	Base-Band Shaping for Data screte PAM signals. ISI, Nyquist's a, correlative coding, eye pattern, base- data transmission.	06 Hrs
Chapter 04. Detecti geometric interpretat known signals in noi detection of signals v likelihood estimation	on and Estimation: Gram-Schmidt ion of signals, response of bank of co se, probability of error, correlation re with unknown phase in noise, estimated.	Orthogonalization procedure, prrelators to noisy input, Detection of ecciver, matched filter receiver, tion: concept and criteria, maximum	08 Hrs
Chapter 05. Introd communication chan	uction to Information Theory: Bas nels.	ics of Information, Discrete	02 Hrs
	Unit - III		
Chapter 06. Inform information, Average information content of	nation Theory: Information Theor e information content of symbols in l of symbols in long dependent sequen	y: Introduction, Measure of ong independent sequences, Average ces.	08 Hrs

KLE TECH. KLE TECH. Creating Value Leveraging Knowledge	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise			Page 57 of 92
Electronics and Communication Engineering			Year:

Text Book:

- Simon Haykin, Digital communications, John Wiley, 2006
 K. Sam Shanmugam, Digital and analog communication systems, John Wiley, 2006

Reference Book:

1. Simon Haykin, An introduction to Analog and Digital Communication, John Wiley, 2003

Program: VI Semester Bachelor of Engineering (Electronics & Communication Engineering)					
Comput	Computer Communication Networks Laboratory Experiments(17EECP303)				
ISA Ma	SA Marks: 80 ESA Marks: - 20 Total Marks: 100				
Teachin	g Hours:	Examination Duration:-	Contact Hours: 2 Hrs/week		
24Hrs					
List of H	Experiments				
1.	Introduction to	o Hardware components and Etherne	et LAN setup.		
2.	Introduction to	o socketprogramming			
3.	Implementatio	on ofFTP			
4.	Implementatio	on of error controltechniques.			
5.	Implementatio	on of flow controlARQs			
6.	Introduction to	o Network operatingsystem.			
7.	Subnetdesign				
8.	VLANsetup				
9.	OSPF and RI	configuration and performanceana	lysis		
10.	eBGP and iBC	GP configuration and performancean	alysis		
Text Bo	ok				
1.	Kurose&Ross	,ComputerNetworkingATop-DownA	Approach,6 th editionPEARSON, 2013.		
Referen	ces				
1.	Cisco network	sing academy,https://www.netacad.c	om/		
2.	Juniper netwo	rking academy, https://learningportal	l.juniper.net/		

KLE TECH. KLEE Technological University Leveraging Knowledge Earlier known as B. V. B. College of Engineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise			Page 58 of 92
Electronics and Communication Engineering			Year:

Program: VI Semester Bachelor of Engineering (Electronics & Communication Engineering)			
Automotive Electronics Laboratory Experiments(17EECP304)			
ISA Marks: 80 ESA Marks: - 20 Total Marks: 100			
Teaching Hours: 24Hrs	Examination Duration:-	Contact Hours: 2 Hrs/week	
List of Experiments			
1. Dem	onstration of cut section modul	es: Engine, Transmission, Steering, Braking,	
Susp	pension - Automobile dept.		
2. Elec	tronic engine control system: In	jection and Ignition control system Transmission	
train	er modules		
3. Mod	leling a vehicle motion on a flat	surface during hard acceleration, deceleration and	
stead	ly acceleration.		
4. Simu	ulation and modeling of a syster	n and realization on the hardware platform.	
5. Mod	eling Seat belt warning system,	and Vehicle speed control based on the gear input.	
6. EGA	S modeling and simulation using the second s	ng Simulink and realization on the hardware	
7. Inter	ior lighting control modeling w	ith state flow.	
8. Gear CAN	 Gear input transmission over CAN bus using ARM Cortex m3 and signal analysis using CANalyzer/BusMaster software. 		
9. Real	ize Steer by wire system using	model based design.	
10. Real	ize cruise application using mo	del based design	
Text Books			
1. Ribbens, Une	derstanding of Automotive elec	tronics, 6th, Elsevier,2003	
2. Denton.T, A	utomobile Electrical and Electr	onic Systems, 5 th edition, Routledge, 2017	

KLE TECH. KLEE Coniversity Creating Value Leveraging Knowledge Earlier known as B. V. B. College of Engineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise			Page 59 of 92
Electronics and Communication Engineering			Year:

Laboratory Title: Minor Project	Lab. Code: 17EECW302
Total Hours: 70	Duration of Exam: Hours: 2
Total Exam Marks: 50	Total ISA. Marks: 50

Application Areas are,

- Smart City
- Connected Cars
- Home Automation
- Health care
- Smart energy
- Agriculture

Guide lines for selection of a project:

- 1. The project needs to encompass the concepts leant in a subject/s studied in the previous five semesters, so that the student will learn to integrate, the knowledge base acquired to provide a solution to the defined problem statement of the minor-projects.
- 2. Student can select a project which leads to a product or model or prototype.
- 3. Time plan: Effort to do the project should be between 120-150 Hrs per team, which includes self study of an individual member (80-100 Hrs) and team work (40-50hrs).
- 4. Learning overhead should be 20-25% of total project development time.

Criteria for group formation :

- 1. 3-4 students in a team.
- 2. Role of teammates: Team lead and members.

Allocation of Guides and Mentors for the projects:

Every Project batch will be allocated with one faculty.

Details of the project batches:

- 1. Number of faculty members : 64
- 2. Number of students: 278

Role of a Guide

The primary responsibility of the guide is to help students to understand the meaning and need of various stages in the implementation of the project. At every stage of the project development, guide should help towards its successful completion as per the predefined standards.

KLETECH. Creating Value Leveraging Knowledge B. V. B. College of Engineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise			Page 60 of 92
Electronics and Communication Engineering			Year:

How student should carry out a project:

- 1. Define the problem
- 2. Specify the requirements
- 3. Specify the design in the understandable form (Block Diagram, Flowchart, Algorithm,etc)
- 4. Analyze the design
- 5. Select appropriate simulation tool and development board for the design.
- 6. Implement the design
- 7. Optimize the design and generate the results with optimized design.
- 8. Result representation and analysis
- 9. Prepare a document and presentation.

Report Writing

- 1. The format for report writing should be downloaded from
 - ftp://10.3.0.3/minorprojects
- 2. The report needs to be shown to guide and committee for each review.

Course Title: Analog Circuit D	esign	Course Code: 17EECE301	
L-T-P-SS: 3-0-0-0	Credits: 3	Contact Hours: 3	
CIE Marks: 50	SEE Marks: 50	Self-Study :	
Teaching Hours: 40	Examination Duration: 3	Total Marks: 100	
	hours		
	UNIT I		
 Basic MOS Device Physics: General considerations, MOS I/V characteristics, second order effects and MOS device models. Current Mirrors: Basic current Mirror, Widlar, Cascode and Wilson Current Mirrors. Single Stage Amplifiers: CS, CG, CD, Cascode and Folded Cascode. Frequency response curves 		04 04 08	
	UNIT II		05
4. Differential Amplifiers: Dif	fferential Amplifier, 5 pack differ	ential Amplifier, CMRR, PSRR	05

KLE TECH. KLEE Technological University	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise			Page 61 of 92
Electronics and Communication Engineering			Year:

5.	Op-Amp : Performance parameters, Two stage (7-pack) Op-amp, Slew rate, PSRR , Noise	06
	in Op-amps	
6.	Compensation Technique: Nyquist stability Criterion, Gain and Phase margins,	
	Compensation of Two stage op-amp and Dominant pole compensation technique.	04
	UNIT III	
		04
7.	Reference Circuits: Current reference, startup circuits, Bandgap reference circuit, Current	
	mode Bandgap reference.	
8.	Comparators: Basic Comparator architecture, non-idealities-offset error, bandwidth	
	consideration, Dynamic comparator,	
Те	kt Books	
1.	B Razavi 'Design of Analog CMOS Integrated Circuits' First Edition McGraw Hill 2001	
2.	Phillip. E. Allen, Douglas R. Holberg, "CMOS Analog circuit Design" Oxford University Press,	2002.
3.	Baker, Li, Boyce, "CMOS: Circuit Design, Layout and Simulation", Prentice Hall of India, 20	00

Reference Books

- 1. N. Weste and K. Eshranghian, Principles of CMOS VLSI Design, Addison Wesley. 1985.
- 2. J. Rabaey, Digital Integrated Circuits: A Design Perspective, Prentice Hall India, 1997

Course Title: Advanced Digital Logic Design Course code: 17EECE302			
L-T- P: 0-0-3	Credits: 03 Contact Hrs: 04hrs/week		ek
CIE Marks: 100	SEE Marks: 00	Aarks: 00 Total Marks: 100	
Teaching Hrs: 16hrs Lab Hrs: 24 hrs			
Chapter No. 1. Digital Integrated Circuits Challenges in digital design, Design metrics, Cost of Integrated circuits, ASIC, Evolution of SoC ASIC Flow Vs SoC Flow, SoC Design Challenges. Introduction to CMOS Technology, PMOS & NMOS Operation, CMOS Operation principles, Characteristic curves of CMOS, CMOS Inverter and characteristic curves, Delays in inverters, Buffer Design, Power dissipation in CMOS, CMOS Logic, Stick diagrams and Layout diagrams. Setup time, Hold Time, Timing Concepts.			8 hrs
Chapter No. 2. Digital Building Blocks			6 hrs

KLE TECH. KLEE Technological Creating Value Leveraging Knowledge Earlier known as B. V. B. College of Engineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise			Page 62 of 92
Electronics and Communication Engineering			Year:

Decoder, encoder, code converters, Priority encoder, multiplexer, demultiplexer, Comparators, Parity check schemes, Multiplexer, De-multiplexer, Pass Transistor Logic, application of multiplexer as a multi-purpose logical element. Asynchronous and synchronous up-down counters, Shift registers. FSM Design, Mealy and Moore Modelling, Adder & Multiplier concepts, Memory Concept	
Chapter No. 3. Logic Design Using Verilog Evolution & importance of HDL, Introduction to Verilog, Levels of Abstraction, Typical Design Flow, Lexical Conventions, Data Types Modules, Nets, Values, Data Types, Comments, arrays in Verilog, Expressions, Operators, Operands, Arrays, memories, Strings, Delays, parameterized designs Procedural blocks, Blocking and Non-Blocking Assignment, looping, flow Control, Task, Function, Synchronization, Event Simulation. Need for Verification, Basic test bench generation and Simulation	10 hrs
Chapter No. 4. Principles of RTL Design Verilog Coding Concepts, Verilog coding guide lines: Combinational, Sequential, FSM. General Guidelines, Synthesizable Verilog Constructs, Sensitivity List, Verilog Events, RTL Design Challenges, Clock Domain Crossing. Verilog modeling of combinational logic and sequential logic	8 hrs
Chapter No. 5. Design and simulation of Architectural building blocks Basic Building blocks design using Verilog HDL: Arithmetic Components – Adder, Subtractor, and Multiplier design, Data Integrity – Parity Generation circuits, Control logic – Arbitration, FSM Design – overlapping and non-overlapping Mealy and Moore state machine design	8 hrs
 Reference Books: Digital Design by Morris Mano M, 4th Edition. Verilog HDL: A Guide to Digital Design and Synthesis by Samir Palnitkar, 2nd Edition. Principles of VLSI RTL Design: A Practical Guide by Sapan Garg, 2011. Tools: Questa Sim, NC Verilog, NC Sim, CVER + GTKWave, VCSMX, Modelsim for Verilog 	

Course Title: Internet of Things	Course Code: 17EECE307	
Total Contact Hours: 3	Duration of ESA: 3 Hours	
ISA Marks: 50	ESA Marks: 50	

Content	Hrs
Unit - 1	
Chapter No. 1. Introduction to IoT	6 hrs

KLE TECH. KLEE Technological Creating Value Leveraging Knowledge Earlier known as B. V. B. College of Engineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise			Page 63 of 92
Electronics and Communication Engineering			Year:

Defining IoT, Characteristics of IoT,	
Elements of an IoT ecosystem.	
Technology and business drivers.	
IoT applications, trends and implications.	
APIs	
Chapter No. 2. IoT Architecture: State of the Art	4 hrs
History of IoT, M2M – Machine to Machine, Web of Things, IoT protocols	
Applications:	
Remote Monitoring & Sensing, Remote Controlling, Performance Analysis.	
Unit - 2	1
Chapter No. 3. IoT Communication : The Layering concepts , IoT Communication Pattern, IoT	4 hrs
protocol Architecture, The 6LoWPAN, Security aspects in IoT	
Chapter No. 4. IoT Application Development:	6 hrs
Application Protocols	
MQTT, REST/HTTP, CoAP, MySQL	
Unit - 3	
Chapter No. 5. Case Study & advanced IoT Applications:	6 hrs
IoT applications in home, infrastructures, buildings, security, Industries, Home	
appliances, other IoT electronic equipment's. Use of Big Data and Visualization in IoT,	
Industry 4.0 concepts.	

Hands-on Lab

Arduino, Android and AWS based Experiments

- 1. AWS Setup and instance creation.
- 2. Controlling LEDs blinking pattern through UART/WiFi
- 3. Simple photocell to measure the ambient light level
- 4. Controlling LEDs blinking pattern through PHP web server.
- 5. Temperature measurement through ADC and WiFi
- 6. Controlling and interacting with basic actuators (relay).
- 7. Android Application development.
- 8. Controlling of Arduino embedded system using Android App.
- 9. Motor Speed control using Embedded board and NodeMCU

Lua Programming Based Experiments

KLETECH. Creating Value Leveraging Knowledge Earlier known as B. V. B. College of Engineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise			Page 64 of 92
Electronics and Communication Engineering			Year:

- 1. Introduction to Lua programming
- 2. Controlling inbuilt LED of ESP8266
- 3. Controlling Motion Sensor using NodeMCU module.
- 4. Using ESP8266 as Webserver
 - a. Understanding HTML Tags.
 - b. Understanding Request.
 - c. Reading Parameter Values.
 - d. Controlling LED.
- 5. ThingSpeak Cloud Data Visualization
 - a. Working with Temperature & Humidity Sensor
 - b. Working with ThingSpeak Cloud
 - c. Posting & Analyzing Sensor Data on ThingSpeak Cloud
 - d. ThingSpeak Cloud Mobile App

Working with MQTT/HTTP

- 1. Introduction to Cloud MQTT
- 2. MQTT Wireless Communication between two ESP boards
- 3. Controlling LED using voice commands HTTP to MQTT Bridge

Course Title: Information Theory and Coding	Course Code: 21EECE308
Total Contact Hours: 40	Duration of ESA Hours: 3 hours
ESA Marks: 50	ISA Marks: 50

Content	Hrs	
Unit - 1	T	
Chapter 01. Review of information theory: Basics of Information, Measure of information, Entropy.	02 Hrs	
Chapter 02. Discrete Channels: Discrete memory less Channels, Mutual information, Channel Capacity, Differential entropy and mutual information for continuous ensembles, Channel capacity Theorem.	08 Hrs	
Chapter 03. Source Coding: Encoding of the source output, Shannon's encoding algorithm. Source coding theorem, Binary, ternary and quaternary Huffman coding, Construction of instantaneous codes.	08 Hrs	
Unit - 2		
Chapter 04. Introduction to Error Control Coding: Introduction, Types of errors,	06 Hrs	

KLE TECH. KLE Technological Creating Value Leveraging Knowledge Earlier known as B. V. B. College of Engineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise			Page 65 of 92
Electronics and Communication Engineering			Year:

examples, Types of codes Linear Block Codes: Matrix description, Error detection and correction, Standard arrays and table look up for decoding, Generation of Hamming Codes.	
Chapter 05. Binary Cycle Codes: Algebraic structures of cyclic codes, Encoding using an (n-k) bit shift register, Systematic codes, non systematic codes, Error detection and error correction (Syndrome calculation) circuits.	05 Hrs
Chapter 06. Convolutional codes: Convolution Codes, Time domain approach. Transform domain approach. Systematic Convolution codes, Maximum Likelihood Decoding of Convolutional codes.	05 Hrs
Unit - 3	
Chapter 07. Coding for burst error correction and other types of codes: Burst and random error correcting codes, cyclic codes and convolutional codes for bursts error correction, Reed soloman codes, Cyclic redundancy codes, Golay codes, Shortened cyclic codes, Burst error correcting codes. Burst and Random Error correcting codes.	08 Hrs

Text Book (List of books as mentioned in the approved syllabus)

- 1. K. Sam Shanmugam, Digital and analog communication systems, John Wiley, 1996
- 2. Simon Haykin, Digital communication, John Wiley, 2003

References

- 1. Ranjan Bose, ITC and Cryptography, TMH(reprint 2007), 2002
- 2. Glover and Grant, Digital Communications , 2, Pearson, 2008
- 3. D Ganesh Rao, K N Haribhat, Digital Communications, Sanguine, 2009

Course Title: Embedded Intelligent Systems		Course Code: 17EECE310
L-T-P: 0-0-3	Credits: 3	Contact Hrs: 6hrs/week
ISA Marks: 80	ESA Marks: 20	Total Marks: 100
Teaching Hrs: 60	Exam Duration: 3 hrs	

	Unit - I	
1	Basics of embedded systems	
	Linux Application Programming, System V IPC, . Linux Kernel Internals and Architecture ,	
Kernel Core, Linux Device Driver Programming, Interrupts & Timers, Sample shell script,		
application program, driver source build and execute		
2	Heterogeneous computing	
	Basics of heterogeneous computing with various hardware architectures designed for specific	12 hrs
	type of tasks, Advanced heterogeneous computing with a. Introduction to Parallel	



Earlier known as B. V. B. College of Engineering & Technology School of Electronics

FORM ISO 9001: 2008 – BVBCET

Page 66 of 92

Year:

Document #: FMCD2005

Title: Curriculum structure semester wise Electronics and Communication Engineering

	programming b.GPU programming (OpenCL). Open standards for heterogeneous computing (Openvx) Basic OpenCL examples - Coding compilation and execution	
3	ML Frameworks with the target device Caffe, tensorflow, TF Lite machine learning frameworks & architecture ,Model parsing, feature support and flexibility ,Supported layers , advantages and disadvantages with each of these frameworks, Android NN architecture overview , Full stack compilation and execution on embedded device	16 hrs
4	Model Development and Optimization	8 hrs
	Significance of on device AI ,Quantization , pruning, weight sharing, Distillation ,Various pre- trained networks and design considerations to choose a particular pre-trained model ,Federated Learning , Flexible Inferencing	
	Unit - III	
5	Android Anatomy Android Architecture ,Linux Kernel , Binder , HAL Native Libraries , Android Runtime, Dalvik Application framework , Applications, IPC	8 hrs
Text Bo	oks	
1. 2.	Linux System Programming , by Robert Love , Copyright © 2007 O'Reilly Media Heterogeneous Computing with OpenCL, 2nd Edition by Dana Schaa, Perhaad Mistry, Kaeli, Lee Howes, Benedict Gaster , Publisher: Morgan Kaufmann	David R.
Refere	nce Books:	
1.	Deep Learning , MIT Press book ,Goodfellow, Bengio, and Courville's	
2.	Beginning Android , by Wei-Meng Lee , Publisher: Wrox , O'Reilly Media	

Scheme for End Semester Assessment (ESA)

UNIT	Experiments to be set of 10 Marks Each	Chapter	Instructions
		Numbers	
1	Project Examination	1,2,3,4,5	Project implementation and demonstration 20 marks

Course Code: 20EECE340	Course Title: Multicore Architecture and Programming	
L-T-P : 2-0-1	Credits: 3	Contact Hrs: 4Hr/week
ISA Marks:50	ESA Marks: 50	Total Marks: 100

	KLE TECH. KLE TECH. KLE TECH. KLE TECH. KLE TECH. KLE TECH. Creating Value Leveraging Knowledge Earlier known as B. V. B. College of Engineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
	Title: Curriculum structure semester wise			Page 67 of 92
	Electronics and Communication Engineering			Year:
Те	aching Hrs: 52		Exam Duration:	3

Content Hrs Unit - 1 **Chapter No. 1: Introduction to Multicore** 4hrs Drivers for Multicore Architectures: Low power, Performance/Throughput and need for memory bandwidth - Limits of single core computing - Moore's law - Limits to Instruction Level Parallelism (ILP) Power and heat dissipation issue – Increased amount of data to process – Evolution from traditional System-On-Chip (SoC) to MPSoCs (Multi processor System-On-Chips) - Need for Multicore controllers in Automotive domain 12hrs **Chapter No. 2: Multicore Architecture** Dependent Multicore software and hardware architectures –Multicore hardware architecture overview: Heterogeneous and Homogenous Multicore hardware - Communication between hardware processing elements: Point-to-point connections, Shared buses, On-chip cross bar, Network-On-Chip (NoC) - Memory access in Multicore architectures: Symmetric Multi-Processing (SMP), Asymmetric Multi processing aka NUMA (Add pros and cons)– Multicore architecture specific to applications - Example Multicore hardware used in Automotive – Infineon Tricore series, ST devices Unit - 2 **Chapter No. 3: Scheduling concepts and OS aspects** 10 hrs What is Scheduling? - Static and Dynamic Scheduling - Scheduling algorithms: Rate Monotonic Scheduling (RMS), Fixed priority preemptive scheduling, Round robin scheduling, Earliest deadline first, First come First serve - Process and threads - What is pre-emption? Why is it needed?- Types of Multicore Scheduling: Global, Semi-partitioned and Partitioned –OS for General purpose and Real time systems - Scheduling in Single core vs Scheduling in Multicore - Timing Jitter **Chapter No. 4:Concurrency and Parallelism** 10hrs Amdahl's law – Need for Parallelism – Concurrency Fundamentals – Data parallelism, Functional Parallelism, loop Parallelism – Dependencies – Producer consumer — Need for Synchronization, Loop dependencies–Shared resources – Caching aspects - Problems with no synchronization - Synchronization primitives – Semaphore, Mutex, spinlocks, Test and Set, Compare and swap–Synchronization related issues and how to avoid them: Data races, Livelocks, Deadlock, Non-atomic operations -Unit - 3

KLE TECH. KLE Technological Creating Value Creating Value Leveraging Knowledge Earlier known as B. V. B. College of Engineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise			Page 68 of 92
Electronics and Communication Engineering			Year:

Chapter 5: Advanced Multicore topics – Introduction/Overview	4hrs
Multicore timing analysis - Timing simulation: Why it is needed? – WCET (Worst Case Execution Time)	
analysis – Schedulability analysis – Additional challenges in Multicore - Tools used in automotive:	
Timing architect, ChronSIM, Sym TA/S- Deterministic behavior – Logical Execution Time (LET)	

References:

Highly Recommended: Real world Multicore embedded systems – Bryon Moyer Highly Recommended for Embedded system and Real Time basics -Programming *Embedded* Systems with C and GNU Development Tools – Michael Barr

References in the internet for Multicore timing analysis:

Why is timing analysis important: <u>http://embedded.cs.uni-</u> saarland.de/publications/EnablingCompositionalityRTNS2016.pdf

Multicore timing simulation solutions:

https://www.vector.com/int/en/events/global-de-en/webinars/2020/timing-analysis-for-multicoreecus/

https://www.rapitasystems.com/multicore-timing

https://www.inchron.com/tool-suite/chronsim/

https://www.absint.com/ait/symtas.htm

https://www.danlawinc.com/wp-content/uploads/MC-BR-006-Multicore-Timing-Analysis-Solution-For-Aerospace-v3.pdf

Logical Execution Time (LET)

https://ieeexplore.ieee.org/document/5577967

Course Code: 18EECE421	Course Title: OOPS using C++	
L-T-P: 2-0-1	Credits: 3	Contact Hrs: 42
ISA: Marks: 80	ESA Marks: 20	Total Marks: 100
Teaching Hrs: 42		Exam Duration:

Content	
Unit - 1	
Chapter 1: Fundamental concepts of object oriented programming:	04 hrs
Introduction to object oriented programming, Programming Basics (keywords,	
identifiers, variables, operators, classes, objects <mark>),</mark> Arrays and Strings	
Functions/ methods (parameter passing techniques),	

KLE TECH. KLEE Technological Creating Value Creating Value Leveraging Knowledge Earlier known as B. V. B. College of Engineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise Electronics and Communication Engineering			Page 69 of 92 Year:

Chapter 2: OOPs Concepts: Overview of OOPs Principles, Introduction to classes & objects ,Creation & destruction of objects, Data Members, Member Functions , Constructor & Destructor , Static class member, Friend class and functions, Namespace	08hrs
Unit - 2	
Chapter 3: Inheritance: Introduction and benefits, Abstract class, Aggregation: classes within classes Access Specifier, Base and Derived class Constructors, Types of Inheritance. Function overriding	8 hrs
Chapter 4: Polymorphism:	6 hrs
Virtual functions, Friend functions, static functions, this pointer	
Unit - 3	
Chapter 5: Exception Handling: Introduction to Exception, Benefits of Exception handling, Try and catch block, Throw statement, Pre-defined exceptions in C++,Writing custom Exception class	8 hrs
Chapter 6: I/O Streams: C++ Class Hierarchy, File Stream, Text File Handling, Binary File Handling Error handling during file operations, Overloading << and >> operators	6 hrs

Books/References:

Text Book

1. Robert Lafore, "Object oriented programming in C++", 4th Edition, Pearson education, 2009.

References

- 1. Lippman S B, Lajorie J, Moo B E, C++ Primer, 5ed, Addison Wesley, 2013.
- 2. Herbert Schildt: The Complete Reference C++, 4th Edition, Tata McGraw Hill

KLE TECH. KLEE Technological Creating Value Creating Value Leveraging Knowledge Earlier known as B. V. B. College of Engineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise			Page 70 of 92
Electronics and Communication Engineering	Year:		

Code Credits Contact ISA ESA No Course Category L-T-P Total Exam Duration Hours 100 50 50 3 hours PC16: Wireless & 1 18EECC401 PSC 3-0-0 3 3 Mobile Communication 100 50 50 3 hours 2 18EECE PSE Elective 1 PSE 3-0-0 3 3 50 50 100 3 3 hours 18EECE **PSE Elective 2** PSE 3 3-0-0 3 50 50 100 3 hours 3 PSE 3 4 18EECE **PSE Elective 3** 3-0-0 100 50 50 3 hours 6 18EECE **PSE Elective 4** PSE 3-0-0 3 3 50 50 100 3 hours PW 20EECW401 P3: Senior Design 0-0-6 12 Project 6 100 50 50 3 hours CIPE 7 15EHSC402 Μ 2-0-0 2 TOTAL 29 700 15-0-6 21 350 350

Batch 2018-22 Semester: VII

ISA: In Semester Assessment ESA: End Semester Assessment L: Lecture T: Tutorials P: Practical

HS (Humanities) = H; B(Basic Science) = B; ES(Engineering Science) = F; PC (Program Core) = C; EC(Any Elective) = E; PW(Project Work) = W; Research = R; Internship= I; Seminar = S; Colloquium = V; Self-study = Y; Special topic= T; Apprenticeship = A; Laboratory / Practical = P;Field Work = D; and Non-credit course = N.

No	Code	Course: PSE: Elective	Category	L-T P	Credits	Contact Hours	ESA	ISA	Total	Exam Duration
1	19EECE416	Biosensor		0-		2		100		
1.				0- 3		3	-	100		
	18EECE418	Advanced	DCE	0-	3				100	2Uours
2.		Digital Logic	LPE	0-	5	6	-	100		SHOUIS
		Verification		3						
3	18EECE410	Multimedia		3-		3	50	50		
5.		Communication		0-		5	50	50		

Semester: VII (2018-22 Batch)

KLE TECH. KLE TECHNOLOgical Creating Value Leveraging Knowledge Earlier known as B. V. B. College of Engineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise			Page 71 of 92
Electronics and Communication Engineering			Year:
	0		

			0					
4.	18EECE419	Physical Design- Analog	0- 0- 3	6	-	100		
5.	18EECE409	Design and Analysis of Algorithm	0- 0- 3	3	50	50		
6.	18EECE420	CMOS ASIC Design	0- 0- 3	6	-	100		
7.	18EECE405	Embedded Linux	0- 0- 3	3	50	50		
8.	18EECE411	Microwave & Antennas	3- 0- 0	3	50	50		
9.	20EECE406	AUTOSAR	3- 0- 0	3	50	50		
10.	18EECE415	Cryptography & Network Security	3- 0- 0	3	50	50		
11.	19EECE403	Testing & Characterization	0- 0- 3	3	-	100		
12.	21EECE421	RF VLSI (New)	3- 0- 0	3	50	50		
13.	21EECE422	Speech Processing(New)	3- 0- 0	3	50	50		
14.	21EECE423	CAD for VLSI(New)	3- 0- 0	3	50	50		
15.	21EECE424	System on Chip Design(New)	3- 0- 0	3	50	50		
16.	21EECE425	Computer Graphics	0- 0- 3	3	-	100		

KLE TECH.	Creating Value Leveraging Knowle	nological / e r s i t y ^{dge} Earlier H gineering & Teo	nown as chnology	ISO 9001: School of I	FORM 2008 – BVB Electronics	CET Doct	Document #: FMCD2005		2005	Rev: 1.0	
Title: Curri	Title: Curriculum structure semester wise									Page 72 of 92	
Electronics a	Electronics and Communication Engineering									Year:	
Code	Course	Category	L-T-P	Intern- ship	Credits	Contact Hours	ISA	ESA	Total	Exam Duratio	

1	18EECE	PSE Elective 5	PSE	3-0-0	6-0-0	3	3	50	50	100	3 hours
2	18EECE	Open Elective 1	OE	3-0-0		3	3	50	50	100	3 hours
3	20EECW402	Project Work	PRJ	0-0- 11		11	22	50	50	100	3 hours
TOTAL			6-0- 11		17	28	150	150	300		

Internship- Training: 18EECI493 – 0-0-6, ISA: 80 ESA: 20 Internship- Project: 20EECW494-- 0-0-11, ISA: 50 ESA: 50

No

ISA: In Semester Assessment ESA: End Semester Assessment L: Lecture T: Tutorials P: Practical

HS (Humanities) = H; B(Basic Science) = B; ES(Engineering Science) = F; PC (Program Core) = C; EC(Any Elective) = E; PW(Project Work) = W; Research = R; Internship= I; Seminar = S; Colloquium = V; Self-study = Y; Special topic= T; Apprenticeship = A; Laboratory / Practical = P;Field Work = D; and Non-credit course = N.

Program: VII Semester Bachelor of Engineering (Electronics & Communication Engineering)								
Course Code: 18EECC401 Course Title: Wireless & Mobile Communication								
L-T-P-SS: 3-0-0-0	Credits: 3 Contact Hrs: 40							
CIE Marks: 50	SEE Marks: 50	Total Marks: 100						
Teaching Hrs: 40		Exam Duration: 3 hrs						

Content	Hrs		
Unit - 1	I		
Chapter 01 Radio Propagation	16		
Free space propagation model, Relating power to electric field., Relation, ground reflection, scattering,			
Practical link budget design using path loss model, Outdoor propagation models, Signal penetration			
into buildings, Ray tracking and site specific modeling, Small scale Multipath measurements,			
KLE TECH. KLEE Technological Creating Value Leveraging Knowledge Earlier known as B. V. B. College of Engineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
--	--	----------------------	---------------
Title: Curriculum structure semester wise			Page 73 of 92
Electronics and Communication Engineering			Year:

Parameters of mobile Multipath channels, Types of small scale fading.	
Unit - 2	
Chapter 02 Diversity techniques Concept of Diversity branch and signal paths, Combining and switching methods, C/N, C/I performance improvements, RAKE receiver.	4
Chapter 03 Cellular concept Frequency reuse, Channel assignment strategies, Handoff strategies, Interference and system capacity, Trucking and grade of service, Improving coverage, Capacity in cellular systems, FDMA, TDMA, Pseudo noise sequences, notion of spread spectrum, processing gain and Jamming margin, direct sequence spread spectrum, frequency hop spread spectrum ,Spread spectrum multiple access, SDMA packet radio. Capacity of cellular systems.	12
Unit - 3	
Chapter 04 Personal Mobile satellite Communications Integration of GEO, LEO satellite, MEO satellite, Terrestrial mobile systems and Personal satellite communication programs.	4
Chapter 05 CDMA system implementation IS-95 system architecture, Soft handoff, Power control in IS-95 CDMA, CDMA 2000 system.	4

Text Book (List of books as mentioned in the approved syllabus)

1. T.S. Rapport, Wireless Communication, 2, Pearson Education, 2002

References

1. Kamil O Feher, Wireless digital communications: Modulation and spread spectrum Techniques, Prentice Hall of India, 2004

2. Vijay K Garg, IS_95 CDMA and cdma 2000, Pearson publication pvt. Ltd, 2004

3. Xiaodong Wang and Vincent Poor, wireless Communicating system: Advanced Techniques for signal Reception, Pearson publication pvt. Ltd, 2004

			Teaching
Course Title: Multimed	lia Communication	Course Code: 18EECE410	Hours
L-T-P-SS: 2-0-1-0	Credits: 3	Contact Hours: 3 Hrs/week	
CIE Marks: 50	SEE Marks: 50	Total Marks: 100	
Teaching Hours: 42Hrs	Examination Duration: 3 Hrs		
	Unit I		
Chapter 1: Introduction	to Multimedia: Multimedia and Hyp	er media, WWW, overview of	
multimedia software tool	s.		02Hrs
Chapter 2: Graphics and	I Image representation: Graphics / Im	nage data types, Popular file formats.	02Hrs
Chapter 3: Fundamental concepts in video: Types of video signals, analog video, digital video.		06Hrs	
Chapter 4 : Basics of dig audio.	ital audio: Digitization of sound, MI	DI, Quantization and transmission of	05Hrs

KLE TECH. KLEE Technological University Leveraging Knowledge Earlier known as B. V. B. College of Engineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise			Page 74 of 92
Electronics and Communication Engineering			Year:

Unit II	
Chapter 4: Lossless compression algorithms: Introduction, run-length coding, variable length	05Hrs
coding, dictionary based coding, arithmetic coding, lossless image compression.	
Chapter 5: Lossy compression algorithms: Introduction, distortion measures, quantization,	
transform coding, wavelet based coding, wavelet packets, embedded zero tree of wavelet	UbHrs
coefficients.	06Hrs
Chapter 6: Image compression standards: The IPEG standard. The IPEG2000 standard. The	001110
JPEG-LS standard, Bi level image compression standard.	
Unit III	
Chapter 7: Basics video compression techniques: Overview, video compression based on motion	08Hrs
compensation, H.261	0214-
Chapter 8: Overview of MPEG-1, 2 4 and 7.	021118
Text Books	

1. Ze-Nian Li & Mark S Drew, "Fundamentals of multimedia", Pearson Education, 2004.

References

- 1. Ralf Steinmetz & Kalra Nahrstedt , "Multimedia: Computing, Communication & Applications", Pearson Education, 2004
- 2. K R Rao, Zoran S Bojkovic, Dragord A Milovanvic, Pearson education, "Multimedia communication systems: Techniques, Standards, & Networks", Second Indian reprint, 2004.

KLE TECH. KLEE Technological University Leveraging Knowledge Earlier known as B. V. B. College of Engineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise			Page 75 of 92
Electronics and Communication Engineering			Year:

Cours	e Code: 18EECE403	Course Title-MEMS		
L-T-P	Sylica as ystems Fabrication Proce	ses Insotolithography, Ion Im	plentation, Diffusion , Oxidation,	
CIE N	farks: 50	SEE Marks: 50	Total Marks: 100	05
6 Teach	Micro-manufacturing: Bulk Micro	manufacturing, Surface Micror	hachining, The LIGA Process. Exam Duration: 3 hrs	05
Text B NACEMS Refere	ook: and Microsystems – Design and M nces:	∣ anufacture", Uīrai⊧ R an Hsu, TM⊦	Edition 2002.	Hrs
"Micro "Found 1 RF Mi	s ovenviewsign/MEmp hand Microsys Atioorang/MEn/Microsystemsign/Reage EMSrJstack, Realencand Traditio/91 Telecommunications.	aekiswer Academic Publishers ୩2 ସମ୍ପାର୍ଶର ନୁହାନ୍ସେ tions of Micros ଅପି କ୍ଷଣ ମହାନ୍ତି ଅଧିକର୍ଷ ଅନେ ହୋଇ ଅନ୍ୟାନ୍ତି ମିଶ୍ର ସେ	୍ଗ, 2001. ystems in Automotive, ୩୧୪୦୦ ନିରୁଦ୍ଧନ୍ତି Ublication, 2003.	05
2	Working principles of Microsyste Micro-sensors: Acoustic wave sen Optical Sensors, Pressure Sensors Micro-actuation: Actuation Using T Crystals and Electrostatic Forces. Applications of Micro-actuations: M Micro-accelerometers, Micro-fluidid	ems Isor, Biomedical Sensors and B s, Thermal Sensors. hermal Forces, Shape Memory licro-grippers, Micro-motors, Mi cs, Numerical Problems.	iosensors, Chemical Sensors Alloys (SMA), Piezoelectric cro-valves, Micro-pumps.	
				10
		Unit II		
3	Scaling laws in miniaturization: Dynamics, Electrostatic Forces, Ele Transfer, Numerical problems.	Introduction to scaling, Scaling ectromagnetic Forces, Electricit	in Geometry, Rigid-Body y, Fluid Mechanics, Heat	10
4	Materials for MEMS and Microsy Silicon as Substrate Material, Silico Quartz, Piezoelectric Crystals, Poly	stem: Substrate and Wafers, A on Compounds, Silicon Piezo re ymers, Packaging Materials.	ctive Substrate Materials, esistors, Gallium Arsenide,	05

Course Title: Physical Design-Analog	Course code: 18EECE419		
L-T- P: 0-0-3	Credits: 03	Contact Hrs: 06hrs/we	eek
CIE Marks: 100	SEE Marks: 00	Total Marks: 100	
Teaching Hrs: 16hrs Lab Hrs: 24 hrs			
Chapter No 1. Standard cell Layout creation Layout Practice Sessions (DRC/LVS Dirty layout), Understa debugging skills, Hands on experience of using layout editor Mega module creation.	anding verification e r, Quality of the laye	errors, Error out, Half DRC rules,	8 hrs
Chapter No 2. Analog layout Importance of performance in Analog layout, Importance of	floor planning and p	lacement, Attributes	8 hrs

KLE TECH. Creating Value Leveraging Knowledge Earlier known as B. V. B. College of Engineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise			Page 76 of 92
Electronics and Communication Engineering			Year:

need to be taken care during routing stage, Introduction to DRC, LVS, Density and RCX.	
Chapter No 3. Matching and Guard rings, Matching: Introduction to mismatch concepts, Causes for mismatch, Types of mismatch, Rules for matching, Activities. Guard ring : What is guard ring, Usage of guard ring	6 hrs
Chapter No 4. Reliability issues Introduction to failure mechanism, Causes of reliability issues, Process enhancement techniques and Layout considerations to reduce reliability issues	8 hrs
Chapter No 5. Physical design of amplifier and buffer Applying the studied concepts and doing layout, Prioritising the constraints given, Quality checks, Buddy reviews and implementations, Documentation	10 hrs
Reference: The Art of Analog Layout – Alan Hastings CMOS IC layout – Dan Clien IC Layout Basics – Chris saint and Judy saint	

			Teaching
Course Title: Digital Im	age Processing	Course Code: 18EECE414	Hours
L-T-P-SS: 2-0-1-0	Credits: 3	Contact Hours: 3 Hrs/week	
CIE Marks: 50	SEE Marks: 50	Total Marks: 100	
Teaching Hours:	Examination Duration: 3 Hrs		
42Hrs			

KLE TECH. KLEE Technological Creating Value Creating Value Leveraging Knowledge Earlier known as B. V. B. College of Engineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise			Page 77 of 92
Electronics and Communication Engineering			Year:

Unit I	
Chapter 1 : Introduction 2D systems, mathematical preliminaries- FT, Z-transform, Optical and Modulation transfer functions (OTF and MTF).	04Hrs
Chapter 2: Image perception Light, luminance, brightness, contrast, MTF of the visual system, visibility function, monochrome vision models, Image fidelity criteria, colour representation, colour models.	04Hrs
Chapter 3: Image sampling and quantization	07Hrs
2D sampling theory, limitations in sampling and reconstruction, quantization, optimal quantizer, compandor and visual quantization.	
Unit II	1011
Chapter 4 : Image transforms 2D orthogonal and unitary transforms, DFT, DCT, DST, Hadamard, Harr, Slant, KLT transforms.	10Hrs 07Hrs
Chapter 5: Image enhancement Histograms modeling, spatial operations, transform operations, multispectral image enhancement, color image enhancement.	
Unit III Chapter 6: Image filtering and restoration Image observation models, Inverse and wiener filtering, fourier domain filters. Smoothing splines and interpolation. SVD and iterative methods. Maximum entropy restoration, Bayesian methods, co-ordinate transformation and geometric corrections. Blind deconvolution.	10Hrs
Text Books 1. A.K. Jain, "Fundamentals of Digital Image Processing", Pearson Education (Asia) P References	vt. Ltd

- 1. Rafael C. Gonzalez, Richard E. Woods, "Digital Image Processing", Pearson Education (Asia) Pvt. Ltd
- 2. Rafael C. Gonzalez, Richard E. Woods and Steven L Edidins. "Digital Image Processing Using Matlab", Pearson Education (Asia) Pvt. Ltd

Course Code: 18EECE415	Course Title: Cryptography and Network Security	
L-T-P-SS: 3-0-0-0	Credits: 3	Contact Hrs: 42
CIE Marks: 50	SEE Marks: 50	Total Marks: 100

KLE TECH. KLE Technological University Leveraging Knowledge	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise	-	• •	Page 78 of 92
Electronics and Communication Engineering			Year:
Teaching Hrs: 42		Exam Duratio	on: 3 hrs

Content	Hrs
Unit - 1	1
Chapter No. 1. Overview Introduction, Services, Mechanisms and attacks of OSI architecture, Model	2 hrs
Chapter No. 2: Introduction to Finite Fields Groups, Rings and fields. Modular Arithmetic, Euclid's Algorithm, Extended Euclid's algorithm, Finite fields of the form GF (p), Finite fields of the form GF(2n), Polynomial arithmetic, Euler's and format's theorem, Chinese remainder theorem	4 hrs
Chapter No. 3: Classical Encryption techniques Symmetric cipher model, substitution technique, Transposition Techniques	5 hrs
Chapter No. 4: Block Ciphers and DES Design and principles of Block Ciphers, DES, Strength of DES, Block Cipher Modes of Operation	5 hrs
Unit - 2	1
Chapter No. 5: Advanced Encryption Standards Evaluation Criterion of AES, AES Encryption and AES Decryption	4 hrs
Chapter No. 6: Public Key Cryptography and RSA: Design and principles, Concept of confidentiality and Authentication, RSA algorithm, Other Public Key Crypto Systems, Key Management, Diffie Hellman Key Exchange, Elliptic curve Cryptography	6 hrs
Chapter No. 7: Message Authentication and Hash Functions: Message Authentication codes, Hash functions, Security of Hash and MAC functions	3 hrs
Chapter No. 8: Digital Signature, Authentication and Hash Functions Authentication Protocols, Digital signature Standard, DSS Algorithm	3 hrs
Unit - 3	1
Chapter No. 9. Electronic Mail Security: Pretty good privacy, Data Compression, PGP random number generator	3 hrs
Chapter No. 10. IP Security & Web Security IP security Architecture, Security Associations, Key management, Web security Considerations, Secure Socket layer, Transport layer security, secure electronic transactions	7 hrs

Text Book (List of books as mentioned in the approved syllabus)

- 1. William Stallings, Cryptography and Network Security-Principles and practices, 3rd, PHI, 2003
- 2. Atul Kahate, Cryptography and Network Security, TMH, 2003
- 3. Behrouz A. Forouzan, Cryptography and Network Security, TMH, 2007

References

1. Koeblitz, Introduction to Number theory and Cryptography, Springler, 0000

KLE TECH. KLEE Technological Creating Value Leveraging Knowledge Earlier known as B. V. B. College of Engineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise			Page 79 of 92
Electronics and Communication Engineering			Year:

Bruce Schneider, Applied Cryptography, 2nd , John Wiley, 2001
 Eric Maiwad, Fundamentals of Network security, 2nd , TMH, 2002

Course Title: Embedded Linux		Course Code: 18EECE405	Hours
L-T-P-SS: 3-0-0-0	Credits: 3	Contact Hours: 3 Hrs/week	
CIE Marks: 50	SEE Marks: 50	Total Marks: 100	
Teaching Hours:	Examination Duration: 3 Hrs		
42Hrs			
	Unit I		0.4.77
			04 Hrs
Chapter 1: Introduction	n to Embedded Linux :	d Heine Linne Francisine Linne	
A Brief History of Line	and Drives in Linux Components	Kormal Distribution Soutish and	06 Ura
Gnome	and Drives in Emux-Components.	Kerner, Distribution, Sawiish, and	001115
Gilolite.			06 Hrs
Chapter 2: Overview of	f Embedded Linux :		001115
Overview: Development	-Kernel architectures and device dri	ver model- Embedded development	
issues-Tool chains in H	Embedded Linux-GNU Tool Chain	(GCC,GDB, MAKE, GPROF &	
GCONV)- Linux Boot pr	rocess.		
Chapter 3: System Mar	nagement and user interface		
Boot sequence-System lo	oading, sys linux, Lilo, grub-Root file	system-Binaries required for system	
operation-Shared and	static Libraries overview-Writing	applications in user space-GUI	
environments for embed	ded Linux system		
	TT */ TT		
	Unit II		06 Uma
			UO HIS
			04 Hrs
			51115
			08 Hrs

KLE TECH. KLEE Technological University Leveraging Knowledge Earlier known as B. V. B. College of Engineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise			Page 80 of 92
Electronics and Communication Engineering			Year:

Chapter 4: File system in Linux: File system Hierarchy-File system Navigation -Managing the File system –Extended file systems-INODE-Group Descriptor-Directories-Virtual File systems- Performing File system Maintenance -Locating Files –Registering the File systems- Mounting and Un-mounting –Buffer cache-/proc file systems-Device special files	
Chapter 5:Configuration: Configuration, Compilation & Porting of Embedded Linux-Examining Shells -Using Variables - Examining Linux Configuration Script Files -Examining System Start-up Files -Creating a Shell Script	
Chapter 6: Process management and Inter process communication: Managing Process and Background Processes -Using the Process Table to Manage Processes - Introducing Delayed and Detached Jobs - Configuring and Managing Services -Starting and Stopping Services -Identifying Core and Non-critical Services -Configuring Basic Client Services -Configuring Basic Internet Services –Working with Modules. IPC-Benefits of IPC- Basic concepts-system calls-creating pipes-creating a FIFO-FIFO operations-IPC identifiers-IPC keys-IPCS commands- Message queues-Message buffer-Kernel Ring Buffer semaphores-semtools-shared memory semtools- signals-sockets	
Unit III	
Chapter 7: Linux device drivers Devices in Linux- User Space Driver APIs- Compiling, Loading and Exporting- Character Devices- Tracing and Debugging- Blocking and Wait Queues- Accessing Hardware- Handling Interrupts- Accessing PCI hardware- USB Drivers- Managing Time- Block Device Drivers- Network Drivers- Adding a Driver to the Kernel Tree.	08 Hrs
Text Books	
 Embedded Linux –Hardware, Software and Interfacing - Craig Hollabaugh, Addison-Wesley F 2002 	Professional,
 Embedded / Real-Time Systems: Concepts, Design and Programming Black Book, New ed (M Paperback – 12 Nov 2003. 	(IISL-DT)

References

- 3. Building Embedded Linux Systems, Karim Yaghmour, First edition, April 2003.
- 4. Embedded Linux- John Lombardo, Newriders.com

Course Code: 18EECE409	Course Title: Design and Analysis of Algorithms		
L-T-P: 2-1-2(3-0-2)	Credits: 3	Contact Hrs: 50	
ISA Marks: 50	ESA Marks: 50	Total Marks: 100	
	Semester: III	Exam Duration: 3 hrs	

Content	
Unit - 1	Hrs

KLE TECH. KIELE Creating Value Leveraging Knowledge Earlier known as B. V. B. College of Engineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise			Page 81 of 92
Electronics and Communication Engineering			Year:

Chapter No. 1 : Framework for Analysis of Algorithm Efficiency Analysis Framework, Asymptotic Notations and Basic Efficiency Classes, Mathematical Analysis of Non- Recursive Algorithms, Mathematical Analysis of Recursive Algorithms.	4
Chapter No 2: Trees and Graphs Overview of Trees. AVL Trees. Red – Black Trees. Graphs, DFS and its applications, BFS and its applications. Topological Sorting. Shortest path algorithms. Minimum Spanning Tree.	8
Chapter No 3 : Hashing Direct Address Table, Hash Table, Hash Function, Collision Resolution Techniques.	3
Unit - 2	
Chapter No 4 : Substring Matching and Sorting Techniques. Brute-force method, Boyer-Moore – Hoorspool Algorithm, Knuth-Morris-Pratt Algorithm, Bubble sort, selection sort. Divide and Conquer: insertion sort, merge sort, quick sort and heap sort	8
Chapter No 5: Greedy Technique Introduction, Interval Scheduling, Proof Strategies, Huffmann Coding, 0/1 knapsack	2
Chapter No 6: Dynamic Programming Introduction and Definition. Memorization, Fibonacci Series, Edit Distance, Longest Increasing Subsequence, Longest Common Subsequence, Matrix multiplication, Coin Change problem, Subset Sum problem.	5
Unit - 3	
Chapter No 7 : Backtracking Introduction. N-Queens Problem, Generating string permutation, Hamiltonian Cycle.	5
Chapter No 8 : Branch and Bound Introduction. Travelling Salesman problem, Job Assignment Problem.	5

Text Books:

Data Structures with C -- Seymour Lipschutz, Schaum's Outline Series
 Introduction to Design and Analysis of Algorithms – Anany Levitin 3rd Edition

Reference Books:

Introduction to Algorithms – Thomas H. Cormen 3rd edition
 Data Structures, Algorithms and Applications In C++ -- Satraj Sahani
 Data Structures and Algorithms Made Easy – Narshiman Karumunchi, Career Monk

Course Title: Advanced Digital Logic Verification	Course code: 18EECE418			
L-T- P: 0-0-3	Credits: 03	Contact Hrs: 06hrs/week		
CIE Marks: 100	SEE Marks: 00	Total Marks: 100		

KLE TECH. Creating Value Leveraging Knowledge Earlier known as B. V. B. College of Engineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise			Page 82 of 92
Electronics and Communication Engineering			Year:

erification, importance of verification, ch generation, functional verification h, direct testing, Coverage: Code and	8 hrs
constructs: Data types: two-state data, tructs, enumerated types. Program blocks,	6 hrs
E Language evolution, Classes and objects, ance, and encapsulation, Polymorphism. ation: Constraint Driven Randomization.	10 hrs
troduction to Assertion based verification, erification: Motivation, Types of coverage, Binning and event sampling.	8 hrs
a architecture. Introduction to Universal ses and simulation phases in UVM and UVM structure, Connecting DUT- Virtual Interface	8 hrs
/erilog for verification - a guide to learning to l2 /stemVerilog and OVM by Sasan Iman SiMa Wave, VCSMX, Modelsim for Verilog	he antis Inc.
	erification, importance of verification, ch generation, functional verification a, direct testing, Coverage: Code and constructs: Data types: two-state data, tructs, enumerated types. Program blocks, ance, and encapsulation, Polymorphism. ation: Constraint Driven Randomization. troduction to Assertion based verification, erification: Motivation, Types of coverage, Binning and event sampling. architecture. Introduction to Universal ses and simulation phases in UVM and UVM structure, Connecting DUT- Virtual Interface //erilog for verification - a guide to learning t u/erilog for verification - a guide to learning t u/erilog and OVM by Sasan Iman SiMa

Course Title: CMOS ASIC Design (PD-Digital)	MOS ASIC Design Course code: 18EECE420		
L-T- P: 0-0-3	Credits: 03	Contact Hrs: 06hrs/weel	k
CIE Marks: 100	SEE Marks: 00	Total Marks: 100	
Teaching Hrs: 16hrs Lab Hrs: 24 hrs			
Chapter No. 1. Introduction: Design of combinational and sequence characterization of standard cells. Verilog for representing gate let	uential logic gates in vel netlists.	CMOS. Layout and	8 hrs
Chapter No. 2. Timing Analysis: Sequential circuit timing and static timing analysis. Cell and net d Rationale and implementation of scan chains for testing standard-	elays and cross-talk. cell based logic circu	its.	10hrs

|--|

Year:

Electronics and Communication Engineering

Timing Verification: Setup Timing Check, Hold Timing Check, Timing across Clock Domains	
Chapter No. 3: Physical design Physical design of standard-cell based CMOS ASICs: scan insertion, placement, and clock tree synthesis and routing. Netlist transformations at each step of the physical design process. Net parasitic and parasitic extraction. Use of PLLs for clock generation and de-skew.	12 hrs
Chapter No. 4. Standard Data formats: Standard data formats for representing technology and design: LEF, Liberty, SDC, DEF and SPEF. Clock gating and power gating for reduction of device power consumption. Design for reliability: electro- migration, wire self heat and ESD checks and fixes.	6 hrs
Chapter No. 5. Packaging An overview of package design and implementation and system level timing.	4 hrs
Reference Books: 1. The Design & Analysis of VLSI Circuits, L. A. Glassey & D. W. Dobbepahl, Addison Wesley Pu 1985.	ıb Co.

- 2. H. Bhatnagar, Advanced ASIC Chip Synthesis Using Synopsys Design Compiler Physical Compiler and PrimeTime, 2nd edition, 2001.
- 3. Static Timing Analysis for Nanometer Designs A Practical Approach, J. Bhasker Rakesh Chadha, D Springer Science+Business Media, LLC 2009

Tools: Cadence Innovous, Encounter

Course Code: 18EECE411	Course Title: Microwave & Antenna		
L-T-P: 3-0-0	Credits: 03	Contact Hrs: 40	
CIE Marks: 50	SEE Marks: 50	Total Marks: 100	
Teaching Hrs: 50		Exam Duration: 03 hrs	

Content	Hrs
Unit - 1	
Chapter No. 1. Microwave Vacuum Tube Devices Introduction, Reflex Klystron, Problems	04
Chapter No. 2. Microwave components Directional couplers, Circulators, Magic T, Isolator, s-Matrix and Attenuators	08
Unit - 2	
Chapter No. 3. Antenna Parameters Introduction, Basic antenna parameters ,Pattern, Beam width, Radiation intensity, Beam efficiency, Directivity, Gain, Aperture, Effective height, Polarization, Antenna field zone, The radio communication link. Radiation resistance of Short electric dipole and half wave length antenna.	10
Chapter No. 4. Sources and Arrays Introduction, Point sources, Power patterns, Power theorem, Examples on power theorem, Directivity and beam width of point sources, Arrays of two isotropic point sources, Pattern multiplication, Linear	08

KLE TECH. KLE TECH. KLE TECH. KLE TECH. KIE TECH. KIE TECH. Creating Value Leveraging Knowledge Earlier known as B. V. B. College of Engineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise			Page 84 of 92
Electronics and Communication Engineering			Year:

array of n isotropic point sources of equal amplitude and spacing, Broad side array, End fire array.	
Unit - 3	l .
Chapter No. 5. Antenna practice	10
Yagi-Uda Antenna, Loop antenna, Horn antenna, Parabolic reflector, Helical antenna, Log periodic	
antenna, Mobile Station Antennas, Antennas for GPR : Pulse Bandwidth, Embedded Antennas, UWB	
Antennas for Digital Applications, The Plasma Antenna	

Text Book (List of books as mentioned in the approved syllabus)

- 1. J.D.Kraus & Khan,MGH publication ,"Antennas" , 2006, third edition.
- Samuel Y Liao, "Microwave Devices and Circuits", PHI Pearson Education, Third Edition.
 1.

References

- 2. F.E.Terman, "Electromagnetic and radio engineering" by, TMcH publication, second Edition.
- 3. E.C.Jordan', "Electromagnetic waves & radiating systems", PHI publication, second edition
- 4. C.A.Balnis, "Antenna theory and analysis and design" ,1999,third edition.
- 5. K.D.Prasad ,"Antenna and wave propagation" by '1990, first edition.
- 6. Annapurna Das, Sisir K Das, "Microwave engineering", TMH Publications 2001.

Course Code: 19EECE416	Course Title: Biosensor		
L-T-P: 0-0-3	Credits: 3	Contact Hrs: 72	
ISA Marks: 100	ESA Marks:	Total Marks: 100	
Teaching Hrs: 72		Exam Duration: 3 hrs	

Content	Hrs
Unit - 1	
Chapter No. 1. Basic Introduction to sensors Introduction to sensors: fundamental characteristics such as Sensitivity, linearity, repeatability, hysteresis, drift. Sensing Principles: optical sensors, electrochemical sensors, micromechanical sensors, surface Plasmon sensors, colorimetric Sensors, acoustic sensors	5 hrs
Chapter No. 2. Active Electrical Transducers Thermoelectric transducers, thermoelectric phenomenon, common thermocouple systems, piezoelectric transducers, piezoelectric phenomenon piezoelectric materials, piezoelectric force transducers, piezoelectric strain, piezoelectric torque transducers, piezoelectric pressure transducers, piezoelectric acceleration transducers. Magnetostrictive transducers Magnetostrictive force transducers, Magnetostrictive acceleration transducers, Magnetostrictive torsion transducers, Hall Effect transducers, and application of Hall transducer. Electromechanical transducers-Tachometers, variable reluctance tachometers Electrodynamic vibration transducers, Electromagnetic pressure electromagnetic flowmeter. Photoelectric transducers-photoelectric phenomenon, photoelectric transducers, Photo volatile transducers, Photo emissive transducers.	10 hrs

KLE TECH. KLEE Technological Creating Value Leveraging Knowledge Earlier known as B. V. B. College of Engineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise			Page 85 of 92
Electronics and Communication Engineering			Year:

Electrochemical transducers- basics of electrode potentials, reference electrodes, indicator electrodes, measurement of PH, measurement of bioelectric signals.	
Unit - 2	
Chapter No. 3. Passive electrical transducer Introduction, Resistive transducers- resistance thermometers, hot wire resistance transducers, Resistive displacement transducer, Resistive strain transducer, resistive pressure transducer, resistive optical radiation transducers. Inductive transducers-Inductive thickness transducers, Inductive displacement transducers, Movable core-type Inductive transducers, eddy current type Inductive transducers. Capacitive transducers-Capacitive thickness transducers, capacitive displacement transducers, capacitive transducers Substrate and Wafers, Active Substrate Materials, Silicon as Substrate Material, Silicon Compounds, Silicon Piezo resistors, Gallium Arsenide, Quartz, Piezoelectric Crystals, Polymers, Packaging Materials.	5 hrs
Chapter No. 4. Microfabrication Technology Design of process flow for device fabrication for application in biology and medicine: Introduction to the Clean room and contaminants, Wafer cleaning processes (DI water, RCA, metallic impurities, etc.), Substrate materials: Silicon, polymer and PCB, Thermal oxidation: Wet and dry oxidation, thin film deposition techniques: PVD- DC and RF Magnetron Sputtering, thermal evaporation, e-beam evaporation, LPCVD, PLD. Types of masks: Hard and soft Lithography, Lithography – UV Photolithography, Soft lithography, additive manufacturing. Mask design and fabrication – Photo resists and mechanical mask such as stencils. Types of etching- Wet etching- anisotropic and Isotropic and dry etching RIE and DRIE. Device fabrication and inspection in the clean room.	10 hrs
Unit - 3	
Chapter No. 5. Biosensors Introduction: Biosensors and its applications in health care, agriculture, drug discovery and environmental monitoring. Devices for biology and medicine: Microfluidic channels, flow cytometry/ sorting, microchip using electrophoresis, force measurement with cantilevers, micro engineered devices for medical therapeutics, blood pressure sensors, devices for drug delivery, and devices for minimally invasive surgery.	5 hrs
Chapter No. 6. Biological components for detection Enzymes, antigen-antibody reaction, biochemical detection of analysts, organelles, whole cell, receptors, DNA probe, pesticide detection, sensors for pollutant gases. Surface chemistry: Immobilization of biorecognition element, Antigen-Antibody functionalization, and assay labels including radioisotopes, fluorophores, dyes.	5 hrs

Text Books (List of books as mentioned in the approved syllabus):

- 1. Fundamentals of Microfabrication and Nanotechnology by Marc J. Madou, 3rd edition. Taylor and Francis group.
- 2. Transducers and Instrumentation D.V.S. Murthy, 2nd Edn, PHI Ltd, 2010.
- 3. A.P.F. Turner, I. Karube & G.S. Wilson: Biosensors: Fundamentals & Applications, Oxford University Press, Oxford, 1987.

KLE TECH. KLEE Coniversity Creating Value Leveraging Knowledge Earlier known as B. V. B. College of Engineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise			Page 86 of 92
Electronics and Communication Engineering			Year:

References:

- 1. Ernest O. Doeblin : Measurement Systems, Application and Design, McGraw-Hill, 1985.
- 2. Richard S.C. Cobbold : Transducers for Biomedical Measurements: Principles and Applications, John Wiley & Sons, 1974
- 3. John G. Webster (ed.) : Medical Instrumentation Application and Design; Houghton Mifflin Co., Boston, 1992.
- 4. Stephen D. Senturia : "Micro system Design", Kluwer Academic Publishers, 2001

Course Code: 20EECE406	Course Title: AUTOSAR	
L-T-P: 3-0-0	Credits: 3	Contact Hrs: 3 Hours
ISA Marks: 50	ESA Marks: 50	Total Marks: 100
Teaching Hrs: 40		Exam Duration: 3

Content	Hrs
Unit - 1	
Chapter No. 1: AUTOSAR Fundamentals Evolution of AUTOSAR – Motivations and Objectives AUTOSAR consortium – Stake holders – work Packages, AUTOSAR Partnership, Goals of the partnership, Organization of the partnership, AUTOSAR specification, AUTOSAR Current development status, BSW Conformance classes: ICC1, ICC2, ICC3, and Drawbacks of AUTOSAR.	8 hrs
Chapter No. 2: AUTOSAR layered Architecture AUTOSAR Basic software, Details on the various layers, Details on the stacks Virtual Function Bus (VFB) Concept Overview of AUTOSAR Methodology, Tools and Technologies for AUTOSAR AUTOSAR Application Software Component (SW-C), Types of SW-components AUTOSAR Run Time Environment (RTE): RTE Generation Process: Contract Phase, Generation Phase, MCAL, IO HW Abstraction Layer, Partial Networking, Multicore, J1939 Overview, AUTOSAR Ethernet, AUTOSAR E2E Overview, AUTOSAR XCP, Metamodel, From the model to the process, Software development process.	7 hrs
Unit - 2	Î
Chapter No. 3: Methodology of AUTOSAR and Communication in AUTOSAR CAN Communication, CAN FD, CANape, Application Layer and RTE, intra and inter ECU communication, Client-Server Communication, Sender-Receiver, Communication, CAN Driver, Communication Manager (ComM), Overview of Diagnostics Event and Communication Manager	10 hrs
Chapter No. 4: Overview about BSW constituents	5 hrs

KLE TECH. KLEE Coniversity Creating Value Leveraging Knowledge Earlier known as B. V. B. College of Engineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise	-	• •	Page 87 of 92
Electronics and Communication Engineering			Year:

BSW Constituents: Memory layer, COM and Services layer, ECU abstraction, AUTOSAR, Operating system, Interfaces: Standard interface, AUTOSAR standardized interface, BSW-RTE interface, (AUTOSAR interface), BSW-ECU hardware interface, Complex device drivers and BSW module configuration, AUTOSAR Integration.	
Unit - 3	i
Chapter 5: MCAL and ECU abstraction Layer Microcontroller Drivers, Memory drivers: on-chip and off chip drivers, IO drivers(ADC, PWM, DIO), Communication drivers: CAN driver, LIN drivers, Flexrfay	5 hrs
Chapter 6: Service Layer Diagnostic Event Manager, Function inhibits Manager, Diagnostic communication manager, Network management, Protocol data unit router, Diagnostic log and trace unit, COMM manager.	5 hrs
Text Book (List of books as mentioned in the approved syllabus) 1. Ronald K. Jurgen, Infotainment systems, 2007, SAE International, 2007	

Course Code: 21EECE421	Course Title: RF VLSI		
L-T-P: 3-0-0	Credits: 3	Contact Hrs: 3 He	ours
ISA Marks: 50	ESA Marks: 50	Total Marks: 100	
Teaching Hrs: 40	Exam Duration: 3		3
Content			Hrs
Unit - 1			1
Chapter No. 1: Basic concepts in RF Design			8 hrs
Basic concepts in RF Design – harmonics, gain compression, desensitization, blocking, cross modulation, intermodulation, inter symbol interference, noise figure, Friis formula, sensitivity and dynamic range.			
Chapter No. 2: Receiver architectures			7 hrs
Receiver architectures – heterodyne receivers, homodyne receivers, image-reject receivers, digital-IF receivers and subsampling receivers.			
Unit - 2			
Chapter No. 3: Transmitter architectures			10 hrs
Transmitter architectures – direct-conversion tran amplifier (LNA) – general considerations, input mat	smitters, two-step transmi ching, CMOS LNAs	tters; Low noise	

Kev: 1.0
Page 88 of 92
Year:
P Y

Chapter No. 4: Mixers	5 hrs
Down conversion mixers – general considerations, spur-chart, CMOS mixers	
Unit - 3	
Chapter 5: Oscillators	10 hrs
Oscillators – Basic topologies, VCO, phase noise, CMOS LC oscillators; PLLs – Basic concepts, phase noise in PLLs, different architectures	
Text Books: Behzad Razavi, RF Microelectronics, Prentice Hall PTR, 1997 Thomas H. Lee, The design of CMOS radio-frequency integrated circuit, Cambridge University 2006 Chris Bowick, RF Circuit Design, Newnes, 2007	Press,

г

Course Code: 21EECE423	Course Title: CAD fo	Course Title: CAD for VLSI	
L-T-P: 3-0-0	Credits: 3	Contact Hrs: 3 Hours	
ISA Marks: 50	ESA Marks: 50	Total Marks: 100	
Teaching Hrs: 40		Exam Duration: 3	3
	Content		Hrs
	Unit - 1		I
Chapter No. 1: Introduction Introduction to VLSI design methodo Schematic editors: Parsing: Reading Plotting Layout. Layout Editor: Turni Parameterized cells, PLA generators	blogies and supporting CAD e g files, describing data format ng plotter into an editor. Layo s.	environment. s, Graphics & out language:	8 hrs
Chapter No. 2: Silicon Compiler Introduction to Silicon compiler, Data path, Compiler, Placement & routing, Floor planning.		7 hrs	
	Unit - 2		I
Chapter No. 3: Layout Analysis and Simi	lations		10 hrs

KLE TECH. KLE Technological University Creating Value Creating Value Leveraging Knowledge Earlier known as B. V. B. College of Engineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise			Page 89 of 92
Electronics and Communication Engineering			Year:

Layout Analysis: Design rules, Object based DRC, Edge based layout operations. Module generators. Simulation: Types of simulation, Behavioral simulator, logic simulator, functional simulator & Circuit simulator. Simulation Algorithms: Compiled code and Event-driven. Optimization Algorithms: Greedy methods, simulated annealing, genetic algorithm and neural models.			
Chapter No. 4: Testing ICs Testing ICs: Fault simulation, Aids for test generation and testing. Computational complexity issues: Big Oh and big omega terms.	5 hrs		
Unit - 3			
Chapter 5: Recent Topics in CAD-VLSI Recent topics in CAD-VLSI: Array compilers, hardware software co-design, high- level synthesis tools and VHDL modeling.	10 hrs		
Text Books: 1. Stephen Trimberger," Introduction to CAD for VLSI", Kluwer Academic publisher, 24	002		
· · · · · · · · · · · · · · · · · · ·			
2. Naveed Shervani, "Algorithms for VLSI physical design Automation", Kluwer Acader Publisher, Second edition.	nic		

Reference Books

1. Gaynor E. Taylor, G. Russell, "Algorithmic and Knowledge Based CAD for VLSI", Peter
peregrinus ltd. London.2. Gerez, "Algorithms VLSI Design Automation", John Wiley &
Sons.

Course Code: 21EECE424	Course Title: System on Chip Design		
L-T-P: 3-0-0	Credits: 3	Contact Hrs: 3 Ho	ours
ISA Marks: 50	ESA Marks: 50	Total Marks: 100	
Teaching Hrs: 40		Exam Duration: 3	}
Content			Hrs
Unit - 1			
Chapter No. 1: Introduction Introduction: Driving Forces for SoC - Comp Hardware/Software nature of SoC - Design Tra	oonents of SoC - Desig ade-offs - SoC Applicatio	n flow of SoC ons	5 hrs

KLEE Technological Creating Value Leveraging Knowledge Earlier known as B. V. B. College of Engineering & Technology Title: Curriculum structure semester wise Electronics and Communication Engineering	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0 Page 90 of 92 Year:
Chapter No. 2: System Level Design System-level Design: Processor selection Instruction set architecture (ISA), elements Vector processor, VLIW, Superscalar, CIS Firm processors, Custom Designed proces	on-Concepts in Proc in Instruction Handing SC, RISC—Processor sors- on-chip memory	cessor Architecture g-Robust processors evolution: Soft and	10 hrs
Unit	t - 2		
Chapter No. 3: On-chip bus and IP based design Interconnection: On-chip Buses: basic protocols, Bus standards: AMBA, Core Con Architecture topologies-switching strategies of-Service- Reconfigurability in communicat Introduction to IP Based design, Types of IF Creating and using IP - Technical concerns on FPGA prototypes.	architecture, topolog nect, Wishbone, Avalo s - routing algorithms ion architectures. IP b P, IP across design hio on IP reuse – IP integ	ies, arbitration and on - Network-on chip flow control, Quality ased system design erarchy, IP life cycle ration - IP evaluation	10 hrs
Chapter No. 4: SoC Implementation SOC implementation: Study of processor IP, Memory IP, wrapper Design - Real-time operating system (RTOS), Peripheral interface and components, High-density FPGAs - EDA tools used for SOC design.			5 hrs
Unit	t - 3		•
Chapter 5: SoC Testing SOC testing: Manufacturing test of SoC: C P1500 Wrapper Standardization-SoC Test	core layer, system lay Automation (STAT).	er, application layer	10 hrs
Text Books: 1. Michael J.Flynn, Wayne Luk, "Computer 2012. 2. Sudeep Pasricha, Nikil Dutt, "On Chip Co Interconnect", Morgan Kaufmann Publisher 3. W.H.Wolf, "Computers as Components: Design", Elsevier, 2008. Reference Books 1. Patrick Schaumont "A Practical Introduct Springer, 2012. 2. Lin, Y-L.S. (ed.), "Essent systems-on-chip. Springer, 2006. 3. Wayne Wolf, "Modern VLSI Design: IP E 2009.	system Design: Syste ommunication Archite s, 2008. Principles of Embedd tion to Hardware/Softw tial issues in SOC des Based Design", Prentic	emon-Chip", Wiley-Ir ctures: System on C ed Computing Syste vare Co-design", 2nd sign: designing comp ce-Hall India, Fourth	ndia, hip m d Edition, lex edition,

Course Code: 21EECE422	Course Title: Speech Processing

KLE TECH. KLE Technological Creating Value Leveraging Knowledge Earlier known as B. V. B. College of Engineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise			Page 91 of 92
Electronics and Communication Engineering			Year:

L-T-P: 3-0-0	Credits: 3	Contact Hrs: 3 Ho	ours
ISA Marks: 50	ESA Marks: 50	Total Marks: 100	1
Teaching Hrs: 40	aching Hrs: 40 Exam Duration: 3		3
Con	ntent		Hrs
Un	it - 1		• •
Chapter No. 1: Introduction Basic Concepts: Speech Fundamentals Classification of Speech Sounds; Aco production; Review of Digital Signal F Transform, Filter-Bank and LPC Methods.	: Articulatory Phonetic oustic Phonetics – a Processing concepts;	s – Production and coustics of speech Short-Time Fourier	5 hrs
Chapter No. 2: Speech Analysis Features, Feature Extraction and Pattern measures – mathematical and percep Distances, Weighted Cepstral Distances a Distortion using a Warped Frequency Sca Alignment and Normalization – Dynamic Paths.	Comparison Technique tual – Log Spectral nd Filtering, Likelihood le, LPC, PLP and MFC Time Warping, Multipl	es: Speech distortion Distance, Cepstral Distortions, Spectral C Coefficients, Time le Time – Alignment	10 hrs
Un	iit - 2		T
Chapter No. 3: Speech Modeling Hidden Markov Models: Markov Process Sequence – Viterbi Search, Baum-Welch issues	sses, HMMs – Evalua Parameter Re-estima	ation, Optimal State tion, Implementation	10 hrs
Chapter No. 4: Speech Recognition Large Vocabulary Continuous Speech Re continuous speech recognition system – a context dependent sub-word units; Applica	cognition: Architecture acoustics and language ations and present stat	of a large vocabulary e models – n-grams, us.	5 hrs
Un	iit - 3		T
Chapter 5: Speech Synthesis Text-to-Speech Synthesis: Concatenative and waveform synthesis methods, subword units for TTS, intelligibility and naturalness – role of prosody, Applications and present status.			10 hrs
Text Books: 1.Lawrence Rabinerand Biing-Hwang Jua Pearson Education, 2003. 2.Daniel Jurafs Processing – An Introduction to Natural La Speech Recognition", Pearson Education. Reference Books 1.Steven W. Smith, "The Scientist and Er	ng, "Fundamentals of S ky and James H Martir anguage Processing, C ngineer's Guide to Digit	Speech Recognition", , "Speech and Langu computational Linguis al Signal Processing"	lage tics, and

California Technical Publishing.

KLE TECH. Creating Value Leveraging Knowledge Earlier known as B. V. B. College of Engineering & Technology	FORM ISO 9001: 2008 – BVBCET School of Electronics	Document #: FMCD2005	Rev: 1.0
Title: Curriculum structure semester wise			Page 92 of 92
Electronics and Communication Engineering			Year:

2.Thomas F Quatieri, "Discrete-Time Speech Signal Processing – Principles and Practice", Pearson Education. 3.Claudio Becchetti and Lucio Prina Ricotti, "Speech Recognition", John Wiley and Sons, 1999.

4.Ben gold and Nelson Morgan, "Speech and audio signal processing", processing and perception of speech and music, Wiley- India Edition, 2006 Edition.
5.Frederick Jelinek, "Statistical Methods of Speech Recognition", MIT Press.