
 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #:</b> FMCD2005	<b>Rev: 1.0</b>

**Batch 2021-25  
Course Content**

<b>Course Code: 18EECF101</b>	<b>Course Title: Basic Electronics ( Electrical Stream)</b>	
<b>L-T-P-Self Study: 4-0-0-0</b>	<b>Credits: 4</b>	<b>Contact Hrs: 50</b>
<b>ISA Marks: 50</b>	<b>ESA Marks: 50</b>	<b>Total Marks: 100</b>
<b>Teaching Hrs: 50</b>		<b>Exam Duration: 3 hrs</b>

Content	Hrs
<b>Unit – 1</b>	
<b>Chapter 1: Trends in Electronic Industries</b> Introduction, Roadmap of electronic sector, scope and opportunities in various segments of electronics (i.e. Consumer, Telecom, IT, Defense, Industrial, Medical and Automobiles), Government and private sectors, Growth profile of Electronic industries, Standards and Policies, Electronic System Components.	03 hrs
<b>Chapter 2: Basic components, devices and Applications</b> Diode: PN junction characteristics; modeling as a circuit element, ideal and practical diode. AC to DC converter: Half wave and full wave rectifier (centre tap and bridge), capacitor filter and its analysis, numerical examples. Zener diode and its applications (Voltage reference and voltage regulator). Realization of simple logic gates like AND and OR gates.	08 hrs
<b>Chapter 3: Transistor</b> BJT, transistor voltages and currents, Signal amplifier (Fixed bias, Collector base bias, Voltage divider bias, CE configuration). DC load line. Voltage, current and power gains. Transistor as a switch: NOT Gate, Basic (DTL) NAND gate.	09 hrs
<b>Unit – 2</b>	
<b>Chapter 4: Digital Logic</b> Number systems: Decimal, Binary, Octal and Hexadecimal number systems, Conversions, Binary Operations-Addition and subtraction in binary number systems. Logic gates: Realization of simple logic functions using basic gates (AND, OR, NOT), Realization using universal gates (NAND, NOR). Boolean algebra: Theorems and postulates, DeMorgan's Theorems, simplification of logical expressions, Karnaugh Maps, Use of Karnaugh Maps to Minimize Boolean Expressions(2 Variables, 3 Variables and 4 Variables), Design of HalfAdder and Full Adder, Parallel Adder using full adders..	13 hrs
<b>Chapter 5: Operational Amplifier</b> OPAMP characteristics (ideal and practical). Concept of positive and negative feedback (At zero frequency). Linear and non-linear applications: Inverting amplifier, Non inverting amplifier, Voltage follower, Integration, Differentiation, Adder, Subtractor, ZCD and Comparator.	06 hrs
<b>Unit – 3</b>	

 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #:</b> FMCD2005	<b>Rev:</b> 1.0
<b>Title:</b> Curriculum structure semester wise <b>Electronics and Communication Engineering</b>			<b>Page 2 of 89</b> <b>Year:</b>


<b>Chapter 6: Communication Systems</b>  Basic block diagram of communication system, types of modulation. Amplitude modulation: Time-Domain description, Frequency-Domain description. Generation of AM wave: square law modulator. Detection of AM waves: envelope detector. Double side band suppressed carrier modulation (DSBSC), Generation of DSBSC wave: balanced modulator, Super heterodyne principle.	07 hrs
<b>Chapter 7: Linear Power Supply, UPS &amp; CRO</b> Working principle of linear power supply, UPS and CRO. Measurement of amplitude, frequency and phase of a given signal.	04 hrs

**Text Books (List of books as mentioned in the approved syllabus)**

- 1) David A Bell, Electronic devices and Circuits, PHI New Delhi, 2004
- 2) K.A Krishnamurthy and M.R.Raghuveer, Electrical, Electronics and Computer Engineering for Scientist and Engineers, 2, New Age International Publishers, 2001
- 3) A.P. Malvino, Electronic Principles, 6, Tata McGraw Hill, 1999


**References**

- 1) George Kennedy, Electronic Communication Systems, 4, Tata McGraw Hill, 2000
- 2) Morris Mano, Digital logic and Computer design, 21st Indian print Prentice Hall India, 2000
- 3) Floyd, Digital fundamentals, 3, Prentice Hall India, 2001
- 4) Ramakant Gaikwad, Operational Amplifiers & applications, 3, PHI, 2000

 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #: FMCD2005</b>	<b>Rev: 1.0</b>
	<b>Title: Curriculum structure semester wise          Electronics and Communication Engineering</b>		<b>Page 3 of 89</b> <b>Year:</b>

<b>Course Code: 21EEXF101</b>	<b>Course Title: Basic Electrical and Electronics Engineering (Mechanical Science)</b>	
<b>L-T-P-Self Study: 4-0-0-0</b>	<b>Credits: 4</b>	<b>Contact Hrs: 47</b>
<b>ISA Marks: 50</b>	<b>ESA Marks: 50</b>	<b>Total Marks: 100</b>
<b>Teaching Hrs: 47</b>		<b>Exam Duration: 3 hrs</b>

Content	Hrs
<b>Unit – 1</b>	
<b>Chapter 1: Introduction to Electrical &amp; Electronics Technology</b> Electrical Power Generation (convention and renewable energy sources, with PV elaborated), transmission, distribution, utilization (Electric Vehicle as a case study), Electrical and Electronic Systems, concept and power of abstraction, lumped circuit abstraction, and its limitation.	02 hrs
<b>Chapter 2: The Circuit Abstraction</b> Energy storage and dissipating elements (RLC), Ideal and practical sources, series and parallel circuits, concept of order of the system, voltage dividers, RC, RL, RLC with KCL and KVL, Mesh and Nodal analysis with an example.	10 hrs
<b>Chapter 3: Introduction to Transformer and Electric Drive</b> Electromagnetic principles, classification of electric machines – static and rotary, transformers, motors, PMDC, stepper, BLDC, single and three-phase induction motors, selection of motors for various applications. Safety measures.	10 hrs
<b>Unit – 2</b>	
<b>Chapter No. 4: Semiconductor Devices and its Applications</b> Fundamentals of semiconductors, PN junction diode, BJT, FET, Thyristors, Integrated circuits, Linear application – Transistors and Operational amplifiers, oscillators (Op-Amp based), Nonlinear application – Power electronics converters.	10 hrs
<b>Chapter No. 5: Digital Abstraction</b> Concept of digital abstraction, Number systems, base conversion – binary, decimal, hexadecimal, BCD, Gray code, Boolean algebra, logic gates, combinational circuits, - half adders, full adders, half subtractor and full subtractor using k-maps for 2 or 3 variables, sequential circuits – registers, counters.	10 hrs
<b>Chapter No. 6: Mechatronic Subsystem</b> Power supply, Introduction to sensors and actuators, signal conditioning and interfacing, Control logic design for mechatronic applications.	5


 <b>KLE</b> Technological University <small>Creating Value Leveraging Knowledge</small> Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #:</b> FMCD2005	<b>Rev:</b> 1.0
<b>Title:</b> Curriculum structure semester wise <b>Electronics and Communication Engineering</b>			<b>Page 4 of 89</b> <b>Year:</b>

### **Text Books (List of books as mentioned in the approved syllabus)**

1. Anant Agarwal and Jefferey H. Lang, Foundations of Analog and Digital Electronic Circuits, Morgan Kaufmann -Elsevier, 2005
2. Hughes, Electrical and Electronic Technology, 12th Edition, Pearson, 2016.

### **References**

1. N.P.Mahalik, Mechatronics - Principles, Concepts and Applications, Tata McGraw-Hill, 2011
2. K.A Krishnamurthy and M.R.Raghuveer, Electrical, Electronics and Computer Engineering for Scientist and Engineers, 2, New Age International Publishers, Wiley Eastern, 2001
3. George Kennedy, Electronic Communication Systems, 4, Tata McGraw Hill, 2000
4. Morris Mano, Digital Logic and Computer Design, 21st Indian print Prentice Hall India, 2000
5. Boylestead Nashelsky, Electronic devices & Circuit theory, 6, Prentice Hall India, 2000
6. David A Bell, Electronic Devices and Circuits, PHI New Delhi, 2004
7. Ramakant Gayakwad, Operational Amplifiers & applications, 3, PHI, 2000
8. W.Bolton, Mechatronics - Electronic Control Systems in Mechanical and Electrical Engineering, 3, Pearson Education, 2005
9. Ernest O Doebelin, Dhanesh N Manik, Measurement Systems, 6th Edition, McGraw Hill Education; 2017


 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #: FMCD2005</b>	<b>Rev: 1.0</b>
			<b>Title: Curriculum structure semester wise</b> <b>Electronics and Communication Engineering</b>

**Batch 2020-24**  
**Semester: III**

No	Code	Course	L-T-P	Credits	Contact Hours	ISA	ESA	Total	Exam Duration
1	15EMAB203	BS: Integral Transforms and Statistics	4-0-0	4	4	50	50	100	3 hours
2	15EECC201	PC1: Circuit Analysis	4-0-0	4	4	50	50	100	3 hours
3	15EECC202	PC2: Analog Electronic Circuits	4-0-0	4	4	50	50	100	3 hours
4	19EECC201	PC3: Digital Circuits	4-0-0	4	4	50	50	100	3 hours
5	19EECC202	PC4: Signals & Systems	4-0-0	4	4	50	50	100	2 hours
6	15EECP201	PCL1: Digital Circuits Lab	0-0-1	1	2	80	20	100	2 hours
7	15EECP202	PCL2: Analog Electronic Circuits Lab	0-0-1	1	2	80	20	100	2 hours
8	21EECF202	ES2: Microcontroller Architecture & Programming C Programming (Dip)	0-0-3	3	6	80	20	100	2 hours
	18EECF204		0-0-2	2	4				
<b>TOTAL</b>			<b>20-0-5</b>	<b>25</b>	<b>32</b>	<b>490</b>	<b>310</b>	<b>800</b>	

**Note : Regular 25 Credit**  
**Diploma : 24 Credits**


**ISA:** In Semester Assessment **ESA:** End Semester Assessment **L:** Lecture **T:** Tutorials **P:** Practical  
**HS** (Humanities) = H; **B**(Basic Science) = B; **ES**(Engineering Science) = F; **PC** (Program Core) = C;  
**EC**(Any Elective) = E; **PW**(Project Work) = W; **Research** = R; **Internship**= I; **Seminar** = S; **Colloquium**  
 = V; **Self-study** = Y; **Special topic**= T; **Apprenticeship** = A; **Laboratory / Practical** = Field Work = D; and  
**Non-credit course** = N.

 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #:</b> FMCD2005	<b>Rev: 1.0</b>
			<b>Title: Curriculum structure semester wise</b> <b>Electronics and Communication Engineering</b>


### Semester: IV

No	Code	Course	L-T-P	Credits	Contact Hours	ISA	ESA	Total	Exam Duration
1.	17EMAB208	BS: Linear Algebra & Partial Differential Equations	4-0-0	4	4	50	50	100	3 hours
2.	21EECC209	ES4: Electromagnetic Fields and Waves	3-0-0	3	3	50	50	100	3 hours
3.	19EECC203	PC5: Linear Integrated Circuits	4-0-0	4	4	50	50	100	3 hours
4.	15EECC206	PC6: Control Systems	4-0-0	4	4	50	50	100	3 hours
5.	15EECC207	PC7: ARM Processor & Applications	3-0-0	3	3	50	50	100	3 hours
6.	15EECC208	PC8: Digital System Design using Verilog	0-0-2	2	4	80	20	100	2 hours
7.	15EECP203	PCL3: Data acquisition and controls Lab	0-0-1	1	2	80	20	100	2 hours
8.	15EECP204	PCL4: ARM Microcontroller Lab	0-0-1	1	2	80	20	100	2 hours
9.	21EECF201 21EECF203	PCL3: Data Structure Applications Lab PCL3: Data Structure Using C Lab(Diploma)	0-0-2 0-0-3	2 3	4 6	80	20	100	2 hours
<b>TOTAL</b>			<b>18-0-6</b>	<b>24</b>	<b>30</b>	<b>570</b>	<b>330</b>	<b>900</b>	

**Note : Regular 24 Credit**  
**Diploma : 25 Credits**

 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #:</b> FMCD2005	<b>Rev: 1.0</b>
			<b>Title:</b> Curriculum structure semester wise <b>Electronics and Communication Engineering</b>


Program: III Semester Bachelor of Engineering (Electronics & Communication Engineering)			Teaching Hours
<b>Course Title: Integral transforms and Statistics</b>		<b>Course Code: 15EMAB203</b>	
<b>L-T-P: 4-0-0</b>	<b>Credits: 04</b>	<b>Contact Hours: 4Hrs/week</b>	
<b>ISA Marks: 50</b>	<b>ESA Marks: 50</b>	<b>Total Marks: 100</b>	
<b>Teaching Hours: 50Hrs</b>	<b>Examination Duration: 3 Hrs</b>		
<b>Unit I</b>			
<b>Chapter 1. Laplace Transforms</b> Definition, transforms of elementary functions- transforms of derivatives and integrals- Properties. Periodic functions, Unit step functions and Unit impulse functions. Inverse Transforms- properties- Convolution Theorem. Initial and Final value theorems, examples; Applications to differential equations, Circuit equations			<b>10</b>
<b>Chapter 2: Probability</b> Definition of probability, conditional probability, Baye's rule, Chebyshev's inequality, random variables- PDF- CDF- Probability Distributions: Binomial, Poisson, Exponential, Uniform, and Normal			<b>10</b>
<b>Unit II</b>			
<b>Chapter 3: Regression :</b> Introduction to method of least squares, fitting of curves $y=a+bx$ , $y = ab^x$ , correlation and regression. Engineering problems.			<b>05</b>
<b>Chapter 4: Fourier Series</b> Complex Sinusoids, Fourier series representations of four classes of signals, Periodic Signals: Fourier Series representations, Derivation of Complex Co-efficients of Exponential Fourier Series and Examples. Convergence of Fourier Series. Amplitude and phase spectra of a periodic signal. Properties of Fourier Series(with proof): Linearity, Symmetry Properties, Time shift, Frequency Shift, Scaling, Time differential differentiation coefficients, Time domain Convolution, Multiplication Theorem, Parseval's theorem and Examples on these properties.			<b>08</b>
<b>Chapter 6: Fourier Transform :</b> Fourier representation of non-periodic signals, Magnitude and phase spectra. Properties of Fourier Transform: Linearity, Symmetry Properties, Time shift, Frequency Shift, Scaling, Time differential differentiation coefficients, Time domain Convolution, Multiplication Theorem, Parseval's theorem and Examples on these properties.			<b>07</b>
<b>Unit III</b>			
<b>Chapter 6: Random Process:</b> 1. Introduction to Joint Probability Distributions, marginal distribution, joint pdf and cdf, mean, variance, covariance, correlation. 2. Introduction to Random process, stationary process, mean, correlation and covariance function, autocorrelation function, cross correlation, Power spectral Density: properties of the spectral density; Gaussian Process: Properties of Gaussian process.			<b>10</b>

 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #:</b> FMCD2005	<b>Rev: 1.0</b>
			<b>Title:</b> Curriculum structure semester wise <b>Electronics and Communication Engineering</b>

<p><b>Text Books</b></p> <ol style="list-style-type: none"> <li>Kreyszig E., Advanced Engineering Mathematics , , 10th edition, Wiley, 2015</li> <li>Gupta S C and Kapoor V K, Fundamentals of Mathematical Statistics, 11<sup>th</sup> edition, Sultan Chand &amp; Sons, 2018</li> <li>Walpole and Myers, Probability and Statistics for Engineers and Scientists, ; 9<sup>th</sup> edition , Pearson Education India, 2013.</li> </ol> <p><b>References</b></p> <ol style="list-style-type: none"> <li>Simon Haykin, Barry Van Veen, Signals and Systems Wiley; Second edition ,2007</li> <li>J. Susan Milton, Jesse C. Arnold, Introduction to Probability and Statistics: Principles and Applications for Engineering and the Computing Sciences, 4<sup>th</sup> edition, TATA McGraw-Hill Edition, 2017</li> </ol>	
---	--

Program: III Semester Bachelor of Engineering (Electronics & Communication Engineering)		Teaching Hours
<b>Course Title: Circuit Analysis</b>		<b>Course Code: 15EECC201</b>
<b>L-T-P-SS: 4-0-0</b>	<b>Credits: 4</b>	<b>Contact Hours: 4Hrs/week</b>
<b>ISA: Marks: 50</b>	<b>ESA: Marks: 50</b>	<b>Total Marks: 100</b>
<b>Teaching Hours: 50Hrs</b>	<b>Examination Duration: 3 Hrs</b>	
<b>Unit I</b>		
<b>Chapter 1: Basics</b> Active and passive circuit elements, Voltage & current sources, Resistive networks, Nodal Analysis, Super node, Mesh Analysis, Super mesh, Star – Delta Transformation. [ Text 1: Chapter 4,5, 7]		<b>06</b>
<b>Chapter 2: Network Theorems</b> Homogeneity, Superposition and Linearity, Thevenin's & Norton's Theorems, Maximum Power Transfer Theorem, Miller's theorem, Reciprocity principle. [Text 1 : Chapter 5]		<b>08</b>
<b>Chapter 3: Network topologies</b> Graph of a network, Concept of tree and co-tree, incidence matrix, tie set and cut set schedules, Formulation of Equilibrium equations in matrix form, Solution of resistive networks. [Text 1: Chapter 5 ]		<b>04</b>



 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #: FMCD2005</b>	<b>Rev: 1.0</b>
			<b>Title: Curriculum structure semester wise          Electronics and Communication Engineering</b>


<b>Unit II</b>	
<b>Chapter 4: Two Port Networks</b> Two port variables, Z,Y, H,G, A- Parameter representations, Input and output impedance calculation, Series, Parallel and Cascade network connections, and their (suitable) models. [Text 2 : Chapter 11]	<b>06</b>
<b>Chapter 5: Time and Frequency domain Representation of Circuits</b> Order of a system, Concept of Time constant, System Governing equation, System Characteristic equation, Initial conditions, Transfer Functions (Fourier and Laplace domain representation) [Text 2: Chapter 4]	<b>06</b>
<b>Chapter 6: First order circuits</b> Transient response of R-C and R-L networks (with Initial conditions) Concept of phasor, Phasor diagrams, Frequency response characteristics, Polar plots R-C , R-L circuits as differentiator and integrator models, time and frequency domain responses R-C , R-L circuits as Low pass and high pass filters [ Text 2: Chapter 5, Text 1: Chapter 8,9,10]	<b>08</b>
<b>Unit III</b>	
<b>Chapter 7: Higher order circuits</b> Higher order R-C, R-L, and R-L-C networks, time domain and frequency domain representation, Phasor diagrams, Polar and logarithmic plots, Series R-L-C circuit, Transient response, Damping factor, Quality factor, Frequency response curve, Peaking of frequency curve and its relation to damping factor, Resonance Parallel, R-L-C circuit, Tank circuit, Resonance, Quality factor and Bandwidth [Text 2: Chapter 7,8]	<b>12</b>

### Text Books

1. W H Hayt, J E Kemmerly, S M Durban, "Engineering Circuit Analysis" McGraw Hill Education; Eighth edition, 2013
2. M E. Van Valkenburg, Network Analysis, Third edition Pearson Education, 2019


### Reference

1. Joseph Edminister, Mahmood Nahavi, Electric Circuits, 5th edition, McGraw Hill Education, 2017
2. V. K. Aatre, —Network Theory and Filter Design, 3<sup>rd</sup> edition, New Age International Private Limited, 2014

 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #: FMCD2005</b>	<b>Rev: 1.0</b>
	<b>Title: Curriculum structure semester wise          Electronics and Communication Engineering</b>		<b>Page 10 of 89</b> <b>Year:</b>


<b>Program: III Semester Bachelor of Engineering (Electronics &amp; Communication Engineering)</b>	
--	--

<b>Course Title: Analog Electronic Circuits</b>		<b>Course Code: 15EECC202</b>	<b>Teachig Hours</b>
<b>L-T-P: 4-0-0</b>	<b>Credits: 4</b>	<b>Contact Hours: 4Hrs/week</b>	
<b>ISA Marks: 50</b>	<b>ESA Marks: 50</b>	<b>Total Marks: 100</b>	
<b>Teaching Hours: 50Hrs</b>	<b>Examination Duration: 3 Hrs</b>		
<b>Unit I</b>			
<b>Chapter 1: Applications of a Junction diode:</b> Recap of diode models: piece-wise linear model, constant voltage drop model, ideal diode model, small signal model. Applications of diodes as a Clipping circuit and clamping circuits Voltage doubler. (T1 : 2.2,2.3.1 to 2.3.8,2.6.1to 2.6.3.)			<b>06</b>
<b>Chapter No. 2.Bipolar junction transistors.</b> The common emitter characteristics,Dependence of Ic on the collector voltage-the early effect large signal operation-the transfer characteristics, the amplifier gain, operation as a switch. DC load line and bias point, base- bias, collector to base bias, voltage divider, comparison of bias circuit, small signal models of bipolar transistors, two port modeling of amplifiers, ac analysis of BJT circuits-coupling and bypass capacitor, Common emitter circuit analysis, CE circuit with un-bypassed emitter resistor. (T1: 3.1.1, 3.2.1,3.2.2, 3.2.3, 3.2.4, 3.3.1, 3.3.2, 3.3.4)			<b>07</b>
<b>Chapter 3: MOSFETs structure and physical operation:</b> Device structure, operation with no gate voltage, creating a channel for current flow, applying small vds, operation as vds is increased, derivation of the id-vds relationship, the P-channel MOSFET, complementary MOS or CMOS, operating the mos transistor in the sub threshold region.Current-voltage characteristics: circuit symbol, the id vsvds characteristics, finite output resistance in saturation, characteristics of the p-channel MOSFET, the role of the substrate-the body effect, temperature effects, breakdown and input protection. MOSFET circuits at DC. (T1: 4.1, 4.2 ;4.3)			<b>07</b>
<b>Unit II</b>			
<b>Chapter 4:Biasing of MOSFETs</b> MOSFET circuits at DC. Biasing in mos amplifier circuits,By fixing VGS;By fixing VG;With drain to gate feedback resistor;Constant current source biasing and Numericals (T1:4.3)			<b>08</b>
<b>Chapter 5: MOSFET amplifiers</b> Biasing in mos amplifier circuits, small signal operation and models, single stage MOS amplifiers, the MOSFET internal capacitance and high frequency model, frequency response of CS amplifier.(CD and CG),Cascode Connection: Implications on gain and Bandwidth (T1:4.4,4.5, 4.6.1 to 4.6.7 ; 4.7.1, 4.7.2, 4.7.3, 4.7.5, 4.7.6, 4.7.7;4.8.1,4.8.2, 4.8.3,4.8.4, 4.9.1 to 4.9.3)			<b>12</b>


 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #:</b> FMCD2005	<b>Rev:</b> 1.0
<b>Title:</b> Curriculum structure semester wise <b>Electronics and Communication Engineering</b>			<b>Page 11 of 89</b> <b>Year:</b>

<p style="text-align: center;"><b>Unit III</b></p> <p><b>Chapter 6: Feedback Amplifiers :</b>          General feedback structure (Block schematic), Feedback desensitivity factor, positive and negative feedback Nyquist stability Criterion, RC phase shift oscillator, wein bridge Oscr, merits of negative feedback, feedback topologies: series-shunt feedback amplifier, series-series feedback amplifier, and shunt-shunt and shunt-series feedback amplifier with examples (T1:7.1 to 7.6)</p>	<b>05</b>
<p><b>Chapter 7: Large Signal Amplifiers :</b>          Classification of amplifiers: (A, B, AB and C); Transformer coupled amplifier, push-pull amplifier Transistor case and heat sink. (T1:12.1 to 12.6;12.8.4)</p>	<b>05</b>

<p><b>Text Books</b></p> <p>1. A.S. Sedra&amp; K.C. Smith, "Microelectronic Circuits", 7<sup>th</sup> edition, Oxford University Press, 2017</p> <p><b>Reference</b></p> <ol style="list-style-type: none"> <li>1. JacobMillman and Christos Halkias,-Integrated Electronics “McGraw Hill Education, 2<sup>nd</sup> edition 2017</li> <li>2. DavidA.Bell,-Electronic Devices and Circuits, Oxford Fifth edition 2008</li> <li>3. Grey,Hurst,Lewis and Meyer,-Analysis and design of analog integrated circuits,Wiley,5th edition 2009</li> <li>4. Thomas L.Floyd,-Electronic devices ,Pearson, 10<sup>th</sup> edition, 2018</li> <li>5. Richard R. Spencer &amp; Mohammed S. Ghousi, — Introduction to Electronic Circuit DesignI, Pearson Education,2003</li> <li>6. J. Millman&amp; A. Grabel, "Microelectronics"-2<sup>nd</sup> edition, McGraw Hill,2017</li> <li>7. BehzadRazavi,-Fundamentals of Microelectronics, 2<sup>nd</sup> edition Wiley;2013</li> </ol>
--

 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #:</b> FMCD2005	<b>Rev: 1.0</b>
			<b>Title: Curriculum structure semester wise          Electronics and Communication Engineering</b>

<b>Program: III Semester Bachelor of Engineering (Electronics &amp; Communication Engineering)</b>			<b>Teaching Hours</b>
<b>Course Title: Digital Circuits</b>		<b>Course Code: 19EECC201</b>	
<b>L-T-P: 4-0-0</b>	<b>Credits: 4</b>	<b>Contact Hours: 4Hrs/week</b>	
<b>ISA Marks: 50</b>	<b>ESA Marks: 50</b>	<b>Total Marks: 100</b>	
<b>Teaching Hours: 50 Hrs</b>	<b>Examination Duration: 3 Hrs</b>		
<b>Unit-I</b>			
<b>Chapter No. 1. Logic Families</b>			<b>03</b>
Logic levels, output switching times, fan-in and fan-out, comparison of logic families			
<b>Chapter No. 2. Principles of Combinational Logic</b>			<b>10</b>
Definition of combinational logic, canonical forms, Generation of switching equations from truth tables, Karnaugh maps-3,4 variables, Incompletely specified functions(Don't care terms),Simplifying Maxterm equations, Quine-McCluskey minimization technique- Quine-McCluskey using don't care terms, Reduced Prime Implicant Tables.			
<b>Chapter No. 3. Analysis and design of combinational logic</b>			<b>08</b>
General approach, Decoders-BCD decoders, Encoders, Digital multiplexers- Using multiplexers as Boolean function generators. Adders and subtractors-Cascading full adders, Look ahead carry adders, Binary comparators.			
<b>Unit-II</b>			
<b>Chapter No. 4.Introduction to Sequential Circuits</b>			<b>10</b>
Basic Bistable Element, Latches, A SR Latch, Application of SR Latch, A Switch De bouncer, The SR Latch, The gated SR Latch, The gated D Latch, The Master-Slave Flip-Flops (Pulse-Triggered Flip-Flops): The Master-Slave SR Flip-Flops, The Master-Slave JK Flip-Flop, Edge Triggered Flip- Flop: The Positive Edge-Triggered D Flip-Flop, Negative-Edge Triggered D Flip-Flop; Characteristic Equations			
<b>Chapter No. 5. Analysis of Sequential Circuits</b>			<b>10</b>
Registers and Counters, Binary Ripple Counters, Synchronous Binary counters, Ring and Johnson Counters, Design of a Synchronous counters, Design of a Synchronous Mod-n Counter using clocked JK Flip-Flops Design of a Synchronous Mod-n Counter using clocked D, T or SR Flip-Flops.			
<b>Unit-III</b>			
<b>Chapter No. 6. Sequential Circuit Design</b>			<b>05</b>
Introduction to Sequential Circuit Design, Mealy and Moore Models, State Machine notations, Synchronous Sequential Circuit Analysis, Construction of state Diagrams and counter design.			
<b>Chapter No. 7. Introduction to memories</b>			<b>04</b>
Introduction and role of memory in a computer system, memory types and terminology, Read Only memory, MROM, PROM, EPROM, EEPROM, Random access memory, SRAM, DRAM, NVRAM.			


 <b>KLE</b> Technological University <small>Creating Value Leveraging Knowledge</small> Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #: FMCD2005</b>	<b>Rev: 1.0</b>
<b>Title: Curriculum structure semester wise Electronics and Communication Engineering</b>			<b>Page 13 of 89</b> <b>Year:</b>

### Text Books


1. Donald D Givone, Digital Principles and Design, McGraw Hill Education ,2017
2. John M Yarbrough, Digital Logic Applications and Design, 1<sup>st</sup> edition Cengage Learning, 2006
3. A AnandKumar , Fundamentals of digital circuits 4th Revised edition, PHI ,2016

### References

1. Charles H Roth, Fundamentals of Logic Design, 7<sup>th</sup> edition ,Cengage Learning, 2015
2. ZviKohavi, Switching and Finite Automata Theory Cambridge University Press; 3 edition October 2009
3. R.D. Sudhaker Samuel, Logic Design, Pearson Education ,2010
4. R P Jain, Modern Digital Electronics , 4th edition, McGraw Hill Education, 2009

 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #:</b> FMCD2005	<b>Rev: 1.0</b>
			<b>Title:</b> Curriculum structure semester wise <b>Electronics and Communication Engineering</b>

<b>Program: III Semester Bachelor of Engineering (Electronics &amp; Communication Engineering)</b>			<b>Teaching Hours</b>
<b>Course Title: Signals and Systems</b>		<b>Course Code: 19EECC202</b>	
<b>L-T-P: 4-0-0</b>	<b>Credits: 4</b>	<b>Contact Hours: 4Hrs/week</b>	
<b>ISA Marks: 50</b>	<b>ESA Marks: 50</b>	<b>Total Marks: 100</b>	
<b>Teaching Hours: 50Hrs</b>	<b>Examination Duration: 3 Hrs</b>		
<b>Unit I</b>			
<b>Chapter No. 01: Signal Representation</b> Definition of a signals and systems, classification of signals,(analog and discrete signal, periodic and aperiodic, deterministic and random signals, even and odd signals, energy and power) , basic operation on signals(independent variable, dependent variable , time scaling, multiplication, time reversal), elementary signals (Impulse, step, ramp, sinusoidal, complex exponential), Systems Interconnections(series, parallel and cascade), properties of linear systems. (homogeneity ,superposition, linearity and time invariance, stability, memory, causality)			<b>10</b>
<b>Chapter No. 02 : LTI System Representation</b> Impulse response representation and properties, Convolution, convolution sum and convolution integral. Differential and difference equation Representation, Block diagram representation			<b>10</b>
<b>Unit II</b>			
<b>Chapter No. 03:Fourier representation for signals</b> Introduction, Discrete time Fourier series(derivation of series excluded) and their properties. Discrete Fourier transform (derivation of transform excluded) and properties			<b>10</b>
<b>Chapter No. 04:Applications of Fourier transform</b> Introduction, frequency response of LTI systems, Fourier transform representation of periodic signals, Fourier transform representation of discrete time signals. Sampling of continuous time signals.			<b>10</b>
<b>Unit III</b>			
<b>Chapter No. 05: Z-transform</b> Definition of z-transform, Properties of ROC, Properties of Z-transforms: Inverse z-transforms (Partial Fraction method, long division method), Unilateral Z-transform, Transform of LTI.			<b>10</b>
<b>Text Book (List of books as mentioned in the approved syllabus)</b> <ol style="list-style-type: none"> <li>Simon Haykin and Barry Van Veen , Signals and Systems, 2<sup>nd</sup> edition Wiley,2007</li> <li>Alan V Oppenheim ,Alan S Willsky and S. Hamid Nawab , Signals and Systems, Second, PHI public,1997</li> </ol>			
<b>References</b> <ol style="list-style-type: none"> <li>H. P Hsu, R. Ranjan, Signals and Systems ,; 2<sup>nd</sup> edition, McGraw Hill ,2017</li> <li>GaneshRaoandSatishTunga,,SignalsandSystems 1st edition, Cengage India, 2017</li> <li>M.J.Roberts, Fundamentals of Signals and Systems 2nd edition, McGraw Hill Education, 2017</li> </ol>			

 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #: FMCD2005</b>	<b>Rev: 1.0</b>
			<b>Title: Curriculum structure semester wise          Electronics and Communication Engineering</b>

### III Semester Bachelor of Engineering (Electronics & Communication Engineering)

#### Digital Circuits Laboratory Experiments(15EECP201)

**ISA Marks: 80**

**ESA Marks: 20**

**Total Marks: 100**

**Teaching Hours: 24Hrs**

**Contact Hours: 2Hrs/week**

#### List of Experiments:


1. Characterization of TTL Gates– Propagation delay, Fan-in, Fan-out and NoiseMargin.
2. To verify of Flipflops (a) JK Master Slave (b) T-type and (c)D-Type
3. Design and implement binary to gray, gray to binary, BCD to Ex-3 and Ex-3 to BCD codeconverters.
4. Design and implement BCD adder and Subtractor using 4 bit paralleladder.
5. Design and implement n bit magnitude comparator using 4- bitcomparators.
6. Design and implement Ring and Johnson counter using shiftregister.
7. Design and implement mod-6 synchronous and asynchronous counters using flip flops.
8. Design and implement given functionality using decodersandmultiplexers.
9. Design and implement a digital system to display a 3 bit counter on a 7 segment display. Demonstrate the results on a general purposePCB.

**\*\*Note-All above experiments are to be conducted along with simulation.**

**\*Digital Circuits Lab:** Simulation of combinational and sequential circuits using netlist based Spice Simulators (Avoid using drag n drop), before implementing the circuits on breadboard.


#### Reference Books

1. K.A.Krishnamurthy-Digital labprimerll, Pearson Education Asia Publications, 2003.
2. A.P. Malvino, -Electronic Principles 7<sup>th</sup> edition, McGraw Hill Education,2017


 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #:</b> FMCD2005	<b>Rev:</b> 1.0
	<b>Title:</b> Curriculum structure semester wise <b>Electronics and Communication Engineering</b>		<b>Page 16 of 89</b> <b>Year:</b>

<b>III Semester Bachelor of Engineering (Electronics &amp; Communication Engineering)</b>		
<b>Analog Electronics Laboratory Experiments(15EECP202)</b>		
<b>ISA Marks: 80</b>	<b>ESA Marks: 20</b>	<b>Total Marks: 100</b>
<b>Teaching Hours: 24Hrs</b>	<b>Contact Hours: 2Hrs/week</b>	
<p><b>List of Experiments:</b></p> <p><b>Exercise</b></p> <ol style="list-style-type: none"> <li>1. Design &amp; Testing of Diode Clipping (single/double ended) circuits</li> <li>2. Design &amp; Testing of Clamping circuits for Positive and Negative Clamping.</li> <li>3. Design &amp; Testing of BJT as a switch</li> <li>4. MOSFET characteristics</li> <li>5. Design &amp; Testing of MOSFET as a switch</li> <li>6. Design and testing Current mirror circuit with MOSFET</li> <li>7. Design and testing of Transformer-less push-pull class B power amplifier</li> </ol> <p><b>Structured Enquiry</b></p> <ol style="list-style-type: none"> <li>1. Design and study of single stage Common Emitter BJT amplifier.</li> </ol> <p>A) Design and study of CS Amplifier using MOSFET.</p> <p>B) Voltage series feedback</p> <p><b>Open Ended</b></p> <ol style="list-style-type: none"> <li>1. Design a regulated power supply for the given specifications.</li> </ol> <p><b>**Note-All above experiments are to be conducted along with simulation.</b></p> <p><b>*Analog Electronic Circuits Lab:</b> Simulation of MOSFET based circuits using netlist based Spice Simulators (Avoid using drag n drop), with the spice models of MOSFETs in the same netlist file before using hardware using breadboard.</p>		
<p><b>Reference Books</b></p> <ol style="list-style-type: none"> <li>1. "Electronic Devices &amp; circuit Theory — by Nashelsky &amp; Boylstead, 11th Edition, Pearson, 2015</li> <li>2. "Integrated Electronics"—By Jacob Millman and Christos Halkias, McGraw Hill Education; 2<sup>nd</sup> edition 2017</li> <li>3. "Electronic Principles" by A.P. Malvino, 7<sup>th</sup> edition, McGraw Hill Education, 2017</li> </ol>		



 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #: FMCD2005</b>	<b>Rev: 1.0</b>
	<b>Title: Curriculum structure semester wise          Electronics and Communication Engineering</b>		<b>Page 17 of 89</b> <b>Year:</b>

<b>Program: III Semester Bachelor of Engineering (Electronics &amp; Communication Engineering)</b>		
<b>Laboratory Experiments</b>		
<b>Laboratory Title: Microcontroller Architecture &amp; Programming</b>		<b>Lab. Code: 21EECF202</b>
<b>ISA Marks: 80</b>	<b>ESA Marks: 20</b>	<b>Total Marks: 100</b>
<b>Teaching Hours: 72 Hrs</b>	<b>Contact Hours: 6 Hrs/week</b>	<b>Credits: 0-0-3</b>
<b>Unit - I</b>		
Chapter 1: Microprocessors and microcontroller Introduction, Microprocessors and Microcontrollers, A Microcontroller Survey, RISC & CISC CPU Architectures, Harvard & Von-Neumann CPU architecture.		
Chapter 2: The 8051 Architecture 8051 Microcontroller Hardware, Input / Output Pins, Ports and Circuits, semiconductor Memories, Interfacing external RAM & ROM memories.		
Chapter 3: Addressing Modes and Arithmetic Operations Addressing modes, External data Moves, Code Memory, Read Only Data Moves / Indexed Addressing mode , Data exchanges, stack concept and related instructions ,example programs. Logical Operations: Introduction, Byte level, logical Operations, Bit level Logical Operations , Rotate and Swap Operations, Example Programs, Arithmetic Operations: Introduction, Flags, Incrementing and Decrementing, Addition, Subtraction Multiplication and Division, Decimal Arithmetic, Example Programs.		
<b>Unit – II</b>		
Chapter 4 Branch operations Jump Operations: Introduction, The JUMP and CALL ,Program range, Jump calls and Subroutines ,Interrupts and Returns,Example Problems.		
Chapter 5: 8051 Programming in ‘C’ Data Types and Time delays in 8051C,I/O Programming,Logic operations,Data Conversion programs,Accessing code ROM space,. Data serialization.		
Chapter 6: Counter/Timer Programming in 8051 Programming 8051 Timers, Programming Timer0 and Timer1 in 8051C		
<b>Unit – III</b>		
Chapter 7: Serial Communication Basics of Serial Communication, 8051 connections to RS-232,8051 Serial Communication modes, Programming, Serial port programming in C.		
Chapter 8: 8051 interfacing and applications Interfacing 8051 to LCD, Keyboard, ADC, DAC, Stepper Motor, DC Motor.		<b>4 hours</b>
Chapter 9: Interrupts Introduction to interrupts, interrupts vs polling, classification of interrupts, interrupt priority, interrupt vector table, interrupt service routine		<b>2 hours</b>

 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #:</b> FMCD2005	<b>Rev:</b> 1.0
	<b>Title:</b> Curriculum structure semester wise <b>Electronics and Communication Engineering</b>		<b>Page 18 of 89</b> <b>Year:</b>

### Text Book

- " *The 8051 Microcontroller Architecture, Programming & Applications* " by ' Kenneth J. Ayala', Penram International, 1996
- " *The 8051 Microcontroller and Embedded systems* ", by ' Muhammad Ali Mazidi and Janice Gillispie Mazidi', Pearson Education, 2003


### References

- " *Programming and Customizing the 8051 Microcontroller* ", by 'Predko', TMH.

<b>Program: III Semester Bachelor of Engineering (Electronics &amp; Communication Engineering)</b>		
<b>Laboratory Experiments</b>		
<b>Laboratory Title: C Programming (for Diploma)</b>		<b>Lab. Code: 18EECF204</b>
<b>ISA Marks: 80</b>	<b>ESA Marks: 20</b>	<b>Total Marks: 100</b>
<b>Teaching Hours: 52 Hrs</b>	<b>Contact Hours: 4 Hrs/week</b>	<b>Credits: 0-0-2</b>

#### 1. List of experiments/jobs planned to meet the requirements of the course.

<b>Expt./Job No.</b>	<b>Experiment/job Details</b>	<b>No. of Lab. Session/s per batch (estimate)</b>
1.	Write a C program to perform addition , subtraction , multiplication and division of two numbers .	01
2.	Write a C program to i) Identify greater number between two numbers using C program. ii) To check a given number is Even or Odd .	01
3.	Write a C program to i) To find the roots of a quadratic equation. ii) Find the factorial of given number.	01
4.	Write a C program to i) To find the sum of n natural numbers. ii) Print the sum of 1 + 3 + 5 + 7 + + n	01
5.	Write a C program to i) Print the pattern . * * * * * * * * * *	01


 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #:</b> FMCD2005	<b>Rev:</b> 1.0
<b>Title:</b> Curriculum structure semester wise <b>Electronics and Communication Engineering</b>			<b>Page 19 of 89</b> <b>Year:</b>

	* * * * *	
	ii) Print the pattern  1 1 2 1 2 3 1 2 3 4 1 2 3 4 5	
6.	Write a C program to To test whether the given character is Vowel or not. ( using switch case )	01
7.	Write a C program to To accept 10 numbers and make the average of the numbers using one dimensional array.	01
8.	Write a C program to Find out square of a number using function.	01
9	Write a C program to To find the summation of three numbers using function.	01
10	Write a C program to Find out addition of two matrices.	01


**1. Materials and Resources Required:**

**Text Book**

1. Programming in ANSI C, E Balagurusamy

 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #:</b> FMCD2005	<b>Rev:</b> 1.0
	<b>Title:</b> Curriculum structure semester wise <b>Electronics and Communication Engineering</b>		<b>Page 20 of 89</b> <b>Year:</b>

<b>Program: IV Semester Bachelor of Engineering (Electronics &amp; Communication Engineering)</b>			<b>Teaching Hours</b>
<b>Course Title: Linear Algebra and Partial Differential Equations</b>		<b>Course Code: 17EMAB208</b>	
<b>L-T-P-SS: 4-0-0-0</b>	<b>Credits: 4</b>	<b>Contact Hours: 4Hrs/week</b>	
<b>ISA Marks: 50</b>	<b>ESA Marks: 50</b>	<b>Total Marks: 100</b>	
<b>Teaching Hours: 50Hrs</b>	<b>Examination Duration: 3 Hrs</b>		
<b>Unit I</b>			
<b>Chapter1: Partial differential equations</b> Introduction, classification of PDE, Formation of PDE, Solution of equation of the type $Pp + Qq = R$ , Solution of partial differential equation by direct integration methods, method of separation of variables. Modeling: Vibration of string-wave equation, heat equation. Laplace equation. Solution by method of separation of variables.		<b>10</b>	
<b>Chapter2: Finite difference method</b> Finite difference approximations to derivatives, finite difference solution of parabolic PDE, explicit and implicit methods; Hyperbolic PDE-explicit method, Elliptic PDE-initial-boundary Value problems..		<b>10</b>	
<b>Unit II</b>			
<b>Chapter3: Fourier Series</b> Complex Sinusoids, Fourier series representations of four classes of signals, Periodic Signals: Fourier Series representations, Derivation of Complex Co-efficients of Exponential Fourier Series and Examples. Convergence of Fourier Series. Amplitude and phase spectra of a periodic signal. Properties of Fourier Series(with proof): Linearity, Symmetry Properties, Time shift, Frequency Shift, Scaling, Time differential differentiation coefficients, Time domain Convolution, Multiplication Theorem, Parseval's theorem and Examples on these properties.		<b>10</b>	
<b>Chapter 4: Fourier Transform</b> Fourier representation of non-periodic signals, Magnitude and phase spectra. Properties of Fourier Transform: Linearity, Symmetry Properties, Time shift, Frequency Shift, Scaling, Time differential differentiation coefficients, Time domain Convolution, Multiplication Theorem, Parseval's theorem and Examples on these properties.		<b>10</b>	
<b>Unit III</b>			
<b>Chapter5: Complex analysis</b> Function of complex variables. Limits, continuity and differentiability. Analytic functions, C-R equations in Cartesian and polar forms, construction of Analytic functions (Cartesian and polar forms).		<b>05</b>	
<b>Chapter 7: Complex Integration</b> Line integral, Cauchy's theorem- corollaries, Cauchy's integral formula. Taylor's and Laurent Series, Singularities, Poles, Residue theorem – problems.		<b>05</b>	


 <b>KLE</b> Technological University <small>Creating Value Leveraging Knowledge</small> Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #: FMCD2005</b>	<b>Rev: 1.0</b>
<b>Title: Curriculum structure semester wise Electronics and Communication Engineering</b>			<b>Page 21 of 89</b> <b>Year:</b>

### Text Book

1. Simon Haykin, Barry Van Veen, Signals and Systems, 2<sup>nd</sup> edition, Wiley, 2007
2. Peter V. O'neil, Advanced Engineering Mathematics Cengage Learning Custom Publishing; 7th Revised edition 2011
3. Dennis G Zill and Michael R Cullin, "Advanced Engineering Mathematics", 4<sup>th</sup> edition, Narosa Publishing House, New Delhi, 2012

### References


1. Kreyszig E., Advanced Engineering Mathematics, 10th edition, Wiley, 2015
2. Stanley J Farlow, Partial differential equations for Scientists and Engineers, Dover publications, INC, New York, 1993

 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #:</b> <b>FMCD2005</b>	<b>Rev: 1.0</b>


<b>Program: IV Semester Bachelor of Engineering (Electronics &amp; Communication Engineering)</b>			<b>Teaching Hours</b>
<b>Course Title: Electromagnetic Fields and Waves</b>		<b>Course Code: 21EECC209</b>	
<b>L-T-P: 3-0-0</b>	<b>Credits: 3</b>	<b>Contact Hours: 3 Hrs/week</b>	
<b>ISA Marks: 40</b>	<b>ESA Marks: 50</b>	<b>Total Marks: 100</b>	
<b>Teaching Hours: 50Hrs</b>	<b>Examination Duration: 3 Hrs</b>		
<b>Content</b>			<b>Hrs</b>
<b>Unit – 1</b>			
<b>Chapter No. 1. Electrostatic Fields</b> Introduction, Coulomb's Law and Field Intensity, Electric Fields Due to Continuous Charge Distribution, Electric Flux Density, Gauss's Law – Maxwell's Equation, Application of Gauss's Law, Electric Potential, Relationship between E and V – Maxwell's Equation, An Electric Dipole and Flux Lines, Energy Density in Electrostatic Fields.			5 hrs
<b>Chapter No. 2. Electric Fields in Material Space</b> Introduction, Properties of materials, Convection and Conduction Currents, Conductors, Polarization in Dielectrics, Dielectric Constant and strength, Continuity Equation and Relaxation Time, Boundary Conditions.			5 hrs
<b>Chapter No. 3. Electrostatic Boundary-Value Problems</b> Introduction, Poisson's and Laplace's Equations, Uniqueness Theorem, General Procedure for Solving Poisson's or Laplace's Equation, Resistance and Capacitance, Method of Images.			5 hrs
<b>Unit - 2</b>			
<b>Chapter No. 4. Magnetostatic Fields</b> Introduction, Biot-Savart's Law, Ampere's Circuit Law—Maxwell's Equation, Applications of Ampere's Law, Magnetic Flux Density—Maxwell's Equation, Maxwell's Equations for Static EM Fields, Magnetic Scalar and Vector Potentials, Derivation of Biot-Savart's Law and Ampere's Law.			6 hrs
<b>Chapter No. 5. Magnetic Forces, Materials and Devices</b> Introduction, Forces due to Magnetic Fields, Magnetic Torque and Moment, A Magnetic Dipole, Magnetization in Materials, Classification of Magnetic Materials, Magnetic Boundary Conditions, Inductors and Inductances, Magnetic Energy, Magnetic Circuits, Force on Magnetic Materials			6 hrs
<b>Chapter No. 6. Maxwell's Equations</b> Introduction, Faraday's Law, Transformer and Motional Electromotive Forces, Displacement Current, Maxwell's Equations in Final Forms, Time-Varying Potentials, Time-Harmonic Fields.			3 hrs
<b>Unit - 3</b>			
<b>Chapter No. 7. Electromagnetic Wave Propagation</b> Introduction, Wave Propagation in Lossy Dielectrics, Plane Waves in Lossless Dielectrics, Plane Waves in Free Space, Plane Waves in Good Conductors, Power and the Poynting Vector, Reflection of a Plane Wave at Normal Incidence, Reflection of a Plane Wave at Oblique Incidence.			5 hrs
<b>Chapter No. 8. Transmission Lines</b> Introduction, Transmission Line Parameters, Transmission Line Equations, Input Impedance, SWR, and Power, The Smith Chart, Transients on Transmission Lines, Microstrip Transmission Lines, Some Applications of Transmission Lines.			5 hrs

**Text Book**(List of books as mentioned in the approved syllabus)

1. William Hayt. Jr. John A. Buck, Engineering Electromagnetics ,9<sup>th</sup>edition,McGraw Hill Education,2018.
2. R. K. Shevgaonkar,|Electromagnetic Waves McGraw Hill Education; 1<sup>st</sup> edition,2017
3. Mathew N. O. Sadiku, Elements of Electromagnetics; Sixth edition, Oxford University , 2015

 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #:</b> <b>FMCD2005</b>	<b>Rev: 1.0</b>

<b>Program: IV Semester Bachelor of Engineering (Electronics &amp; Communication Engineering)</b>			<b>Teaching Hours</b>
<b>Course Title: Linear Integrated circuits</b>	<b>Course Code:19EECC203</b>		
<b>L-T-P: 4-0-0</b>	<b>Credits: 4</b>	<b>Contact Hours: 4Hrs/week</b>	
<b>ISA Marks: 50</b>	<b>ESA Marks: 50</b>	<b>Total Marks: 100</b>	
<b>Teaching Hours: 50Hrs</b>	<b>Examination Duration: 3 Hrs</b>		
<b>Unit I</b>			
<b>Chapter No 1. Current Mirrors</b> Current Mirror circuits, Current source and current sink, Figures of merit (output impedance, voltage swing), Widlar, Cascode and Wilson current Mirrors.		<b>4</b>	
<b>Chapter No 2. . Basic OPAMP architecture</b> Basic differential amplifier, Common mode and difference mode gain, CMRR, 5-pack differential amplifier with design, 7-pack operational amplifier, Slew rate limitation, Bandwidth and frequency response curve.		<b>6</b>	
<b>Chapter No 3. OPAMP characteristics</b> Ideal and non-ideal OPAMP terminal characteristics, Input and output impedance, output Offset voltage, Small signal and Large signal bandwidth.		<b>8</b>	
<b>Unit II</b>			
<b>Chapter No 4. OPAMP with Feedback</b> OPAMP under Positive and Negative feedback, Impact Negative feedback on Bandwidth, Input and Output impedances, Offset voltage under negative feedback, Follower property & Inversion Property under linear mode operation		<b>10</b>	
<b>Chapter No 5. Linear applications of OPAMP</b> DC and AC Amplifier, Summing, Scaling and Averaging amplifiers (Inverting, Non-inverting and Differential configuration), Instrumentation amplifier, Integrator, Differentiator, Active Filters –First and second order Low pass & High pass filters. V to I and I to V converters.		<b>12</b>	
<b>Unit III</b>			
<b>Chapter No 6. Nonlinear applications of OPAMP</b> Crossing detectors (ZCD. Comparator), Inverting Schmitt trigger circuits, Triangular/rectangular wave generators, Waveform generator, Voltage controlled Oscillator, Sample and Hold circuits, Phase Shift Oscillator, Wein Bridge Oscillator, Data Converters: Digital to Analog Converters: Weighted resistor R -2R DAC, Current steering DAC, Pipeline DAC, Analog to Digital Converters: Flash, Pipeline ADC, SAR		<b>10</b>	

 <b>KLE</b> Technological University <small>Creating Value Leveraging Knowledge</small> Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #:</b> <b>FMCD2005</b>	<b>Rev: 1.0</b>
<b>Title: Curriculum structure semester wise Electronics and Communication Engineering</b>			<b>Page 24 of 89</b> <b>Year: 2017-21</b>


### Text Book

1. Behzad Razavi, Fundamentals of Microelectronics 2<sup>nd</sup> edition, Wiley, 2013
2. Phillip E. Allen, Douglas R. Holberg, CMOS Analog Circuit Design 3<sup>rd</sup> edition, OUP USA, 2012
3. Ramakant A. Gayakwad, Op - Amps and Linear Integrated Circuits, Pearson Education, 4<sup>th</sup> edition, 2015


### References

1. A.S. Sedra & K.C. Smith, Microelectronic Circuits, 7<sup>th</sup> edition, Oxford University Press, 2017
2. Sergio Franco, Design with Operational Amplifiers and Analog Integrated Circuits, 3<sup>rd</sup> edition, MHE, 2012
3. David A. Bell, Operational Amplifiers and Linear IC's, Third edition, Oxford University Press, 2011
4. B. Razavi, Design of Analog CMOS Integrated Circuits, Second edition, McGraw Hill Education, 2017



 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #:</b> <b>FMCD2005</b>	<b>Rev: 1.0</b>

<b>Program: IV Semester Bachelor of Engineering (Electronics &amp; Communication Engineering)</b>			<b>Teaching Hours</b>
<b>Course Title: Control Systems</b>		<b>Course Code: 15EECC206</b>	
<b>L-T-P: 4-0-0</b>	<b>Credits: 4</b>	<b>Contact Hours: 4Hrs/week</b>	
<b>ISA Marks: 50</b>	<b>ESA Marks: 50</b>	<b>Total Marks: 100</b>	
<b>Teaching Hours: 50Hrs</b>	<b>Examination Duration: 3 Hrs</b>		
<b>Unit I</b>			
<b>Chapter No. 1. Control System Representation</b> Concepts of Control Systems- Open Loop And Closed Loop Control Systems, Feed-Back characteristics, Examples, System representation: Differential Equations, Transfer function, Impulse response, System Modeling: Electrical Mechanical, Electro mechanical, Rotational Mechanical Systems.			<b>6</b>
<b>Chapter No. 2. Block Diagram And Signal Flow Graphs</b> Transfer Functions, Block Diagram Algebra and Representation by Signal Flow Graph - Reduction Using Mason's Gain Formula.			<b>8</b>
<b>Chapter No. 3. Time Response Analysis</b> Standard Test Signals (impulse, step, ramp, parabola)-Order and Type of System, Concept of Dominant pole, Time Response of First Order Systems – Characteristic Equation of Feedback Control Systems, Transient Response of Second Order Systems - Time Domain Specifications – Steady State Response - Steady State Errors and Error Constants – Effects Of Proportional Derivative, Proportional Integral Systems			<b>6</b>
<b>Unit II</b>			
<b>Chapter No. 4. Stability Analysis In S-Domain</b> The Concept Of Stability (BIBO, all system poles on LHS, Impulse response is convergent, Marginal stability- necessary conditions) – Routh's Stability Criterion – Limitations of Routh's Stability Criterion (Applications only). Root Locus Technique: The Root Locus Concept - Construction Of Root Loci.			<b>10</b>
<b>Chapter No. 5. Frequency Response Analysis</b> Introduction, Bode Diagrams- Determination Of Frequency Domain Specifications And Transfer Function From The Bode Diagram-Phase Margin And Gain Margin-Stability Analysis From Bode Plots, All Pass And Minimum Phase Systems			<b>10</b>
<b>Unit III</b>			
<b>Chapter No. 6. Stability Analysis In Frequency Domain</b> Polar Plots, Nyquist Plots Stability Analysis, Assessment Of Relative Stability Using Nyquist Criterion.			<b>6</b>
<b>Chapter No. 7. Introduction to Controller Design</b> The Design Problem. Preliminary Consideration Of Classical Design, Realization Of Basic Compensators (Lag, Lead and dominant pole compensation), P, I, PI, PD & PID Controllers.			<b>6</b>


 <b>KLE</b> Technological University <small>Creating Value Leveraging Knowledge</small> Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 –</b> <b>BVBCET</b> School of Electronics	<b>Document #:</b> <b>FMCD2005</b>	<b>Rev: 1.0</b>
<b>Title: Curriculum structure semester wise Electronics and Communication Engineering</b>			<b>Page 26 of 89</b> <b>Year: 2017-21</b>

### Text Books

1. J. Nagrath and M. Gopal, Control Systems Engineering; Sixth edition, New Age International Pvt Ltd 2018
2. B. C. Kuo , Automatic Control Systems, 9<sup>th</sup> edition, John wiley and Sons,2014


### References

1. Katsuhiko Ogata, Modern Control Engineering, 5<sup>th</sup> edition, Pearson education India Pvt. Ltd,2015,
2. Richard C Dorf and Robert H. Bishop, Modern Control Systems, 13th edition, Pearson; 2016


 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #:</b> <b>FMCD2005</b>	<b>Rev: 1.0</b>

<b>Program: IV Semester Bachelor of Engineering (Electronics &amp; Communication Engineering)</b>			<b>Teaching Hours</b>
<b>Course Title: ARM Processor &amp; Applications</b>		<b>Course Code: 15EECC207</b>	
<b>L-T-P: 3-0-0</b>	<b>Credits: 3</b>	<b>Contact Hours: 3Hrs/week</b>	
<b>ISA Marks: 50</b>	<b>ESA Marks: - 50</b>	<b>Total Marks: 100</b>	
<b>Teaching Hours: 40Hrs</b>	<b>Examination Duration: 3 Hrs</b>		


Content	
<b>Unit I</b>	
<b>Chapter 1: Introduction to Microprocessor and Microcontroller</b> Microprocessor, Microcontroller, Comparing Microprocessor and Microcontroller, RISC vs. CISC, Von-Neumann vs. Harvard Architecture, Microcontroller Survey, Development systems for microcontroller, Case study: Architecture of 8085/8086 and 8051 Microprocessor and Microcontroller respectively	10
<b>Chapter 2: ARM Architecture</b> Architectural inheritance, Architecture of ARM7TDMI, ARM programmers model, ARM development tools, 3 stage pipeline ARM organization, ARM instruction execution.	06
<b>Chapter 3: Instruction set 1</b> Introduction, ARM instruction set-Data processing and branch instructions, Arithmetic and example programs Data processing instruction, Branch instruction, Load store instruction, Software interrupt instruction, Program status register instruction, Conditional execution, Example programs	06
<b>Unit II</b>	
<b>Chapter 4: Instruction set 2</b> The Thumb programmer model, Thumb branch instructions, Thumb software interrupt instructions, Thumb data processing instructions, Thumb breakpoint instruction, Thumb implementation, and Thumb applications. Example programs: The Thumb programmer model, ARM-Thumb interworking, other branch instructions, Data processing instructions, Single/Multiple register load store instruction, Stack operation, Software interrupt instructions, Thumb breakpoint instruction, Thumb implementation, and Thumb applications exampleprograms.	05
<b>Chapter 5: Assembler rules and Directives</b> Introduction, structure of assembly language modules, Predefined register names, frequently used directives, Macros, Miscellaneous assembler features.	03
<b>Chapter 6: Exception handling</b> Introduction, Interrupts, error conditions, processor exception sequence, the vector table, Exception handlers, Exception priorities, Procedures for handling exceptions.	05
<b>Chapter 7: Architectural support for high level languages</b> Abstraction in software design, data types, floating point data types, The ARM floating point architecture, use of memory, run time environment.	05

 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #:</b> <b>FMCD2005</b>	<b>Rev: 1.0</b>
<b>Title: Curriculum structure semester wise Electronics and Communication Engineering</b>			<b>Page 28 of 89</b> <b>Year: 2017-21</b>

<p style="text-align: center;"><b>Unit – III</b></p> <p><b>Chapter 8: LPC 2129/2148 Controller Architectural overview</b></p> <p>On-chip memory, GPIOs, Timers, UART, ADC, I2C, SPI, RTC          ARM interfacing techniques and programming: LED, LCD, Stepper Motor, Buzzer, Keypad, ADC</p>	10
<p><b>Text Book:</b></p> <ol style="list-style-type: none"> <li>1. The 8051 Microcontroller Architecture, Programming &amp; Applications " By _KennethJ.Ayala, Cenage Learning; 3<sup>rd</sup> edition 2007</li> <li>2. ARMSystem- on-ChipArchitecture by 'SteveFurber', SecondEdition, Pearson, 2015</li> <li>3. ARM Assembly Language fundamentals and Techniques by William Hohl, CRC press CRC Press; 2<sup>nd</sup> edition, 2014</li> </ol> <p><b>References:</b></p> <ol style="list-style-type: none"> <li>1. -ARMsystemDeveloper'sGuide - Hardbound, Publication date: 2004 Imprint: MORGANKAUFFMAN</li> <li>2. User manual on LPC21XX.</li> </ol>	

 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #:</b> <b>FMCD2005</b>	<b>Rev: 1.0</b>

<b>Program: IV Semester Bachelor of Engineering (Electronics &amp; Communication Engineering)</b>			<b>Lab+ Teaching Hours</b>
<b>Course Title: Digital System Design using Verilog</b>		<b>Course Code: 15EECC208</b>	
<b>L-T-P: 0-0-2</b>	<b>Credits: 2</b>	<b>Contact Hours: 4Hrs/week</b>	
<b>ISA Marks: 80</b>	<b>ESA Marks:20</b>	<b>Total Marks: 100</b>	
<b>Teaching + Lab. Hours: 48 Hrs</b>	<b>Examination Duration:3 Hrs</b>		
1.	<b>Introduction to verilog:</b> Verilog as hdl, levels of design description, simulation and synthesis, digital design flow.	<b>02+02</b>	
2.	<b>Programming on Data flow description:</b> Structure of data-flow description, data type – vectors. Simple combinational circuit design like decoder, multiplexers, code converters.	<b>02+02</b>	
3.	<b>Programming on Behavioral Descriptions:</b> Behavioral Description highlights, sequential statements. Introduction to Testbench. Design of sequence multiplier, Booth multiplier. Introduction to FPGAs, Synthesis	<b>04+04</b>	
4.	<b>Programming on Structural Descriptions:</b> Highlights of structural Description, Organization of the structural Descriptions, state Machines, Generate, Generic, statements. Design of 16 bit RCA and CLA	<b>02+02</b>	
5.	<b>Programming on Tasks and Functions:</b> Highlights of Tasks, and Functions, FSM, design like counter, Mealy and Moore machine, Sequence Detector.	<b>04+04</b>	
6.	<b>Programming on Interfacing :</b> Interfacing with 7-segment display and push buttons. Interfacing with PS/2 Keyboard and VGA display.	<b>04+04</b>	
7.	<b>Programming on Advanced HDL Descriptions:</b> Block RAMs on an FPGA and understand memory interfacing, File operations in Verilog, File processing examples.	<b>02+04</b>	
8.	<b>Open ended Experiment:</b> Bowling Score Keeper / Floating Point Unit Arithmetic Units/pipelined processor/traffic light controller	<b>06</b>	
<b>Text Book</b> <ol style="list-style-type: none"> <li>Nazeih M. Botros, HDL Programming –Verilog, Dreamtech Press,2006.</li> <li>J.Bhaskar,-AVerilog Primer“; , 3rd edition, Pearson Education India ,2015</li> </ol> <b>References</b> <ol style="list-style-type: none"> <li>SamirPalnitkar,-Verilog HDL,,PearsonEducation,2ndEdition,2003.</li> <li>Thomas andMoorby,-TheVerilogHardwareDescriptionLanguage,,kluweracademic publishers,5thedition, 2002.</li> </ol>			


 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #:</b> <b>FMCD2005</b>	<b>Rev: 1.0</b>

3. StephenBrownandZvonkoVranesic,-Fundamentals ofLogicDesign with Verilog; 2<sup>nd</sup> edition, McGraw Hill Education 2017.
4. Charles.H.Roth,Jr.,LizyKurianJohn-Digital System DesignusingVHDLII, Thomson, 2ndEdition,2008.

<b>Program: IV Semester Bachelor of Engineering (Electronics &amp; Communication Engineering)</b>		
<b>Course Title: Data Acquisition and Control Lab</b>		<b>Course Code: 15EECP203</b>
<b>L-T-P: 0-0-1</b>	<b>Credits: 1</b>	<b>Contact Hours: 2Hrs/week</b>
<b>ISA Marks: 80</b>	<b>ESA Marks: - 20</b>	<b>Total Marks: 100</b>
<b>Teaching Hours: 28 Hrs</b>	<b>Examination Duration: 2 Hrs</b>	

**List of Experiments:**

- 1. Basic Signal Conditioning Techniques**
  - a) Inverting and Non Inverting Amplifier using OPAMP.
  - b) Comparator. (ZCD & Schmitt trigger)
  - c) Precision rectifier
- 2. Realize and verify the performance of Instrumentation Amplifier using op-amp**
- 3. Feedback Concepts:** Realize and verify the performance of Wein Bridge Oscillator using op-amp
- 4. To design and implement the filters for a given specification**  
Obtain the phase and frequency responses of 2<sup>nd</sup> order, Low pass and High pass filter.
- 5. To implement and characterize the functional block of ADC and DAC.**  
Realize the following data converters to determine their respective performance parameters.
  - 4-bit R-2R D-A Converter.
  - 2-Bit flash ADC/4-Bit ADC (Using 0804 IC)
- 6. System Modeling**
  - Realize the system modeling for DC Motor using Quanser Qube
- 7. To determine System Response of RLC circuits**  
Time domain response of an RLC network and the response parameters of interest (Rise time, Peak overshoot, Overshoot and Settling time) for critical, over and under damped conditions using Labview.  
Time response using Quanser Qube
- 8. Stability Analysis**  
To determine the stability of the system depending upon Pole - Zero location.  
To determine the stability of the system using Bode Plots.
- 9. Compensation Techniques**  
To determine suitable compensator for the given system (PD, PI, PID Controller using Quanser Qube).

 <b>KLE</b> Technological University <small>Creating Value Leveraging Knowledge</small> Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 –</b> <b>BVBCET</b> School of Electronics	<b>Document #:</b> <b>FMCD2005</b>	<b>Rev: 1.0</b>
<b>Title: Curriculum structure semester wise Electronics and Communication Engineering</b>			<b>Page 31 of 89</b> <b>Year: 2017-21</b>

**10. Structured Enquiry (16+16=32marks)**


- MOS Amplifier Design and implementation
- Design and implement a PD control system using Co-simulation.

**Text Books:**

1. Ramakant Gayakwad, Operational Amplifiers and Linear Integrated Circuits; Fourth edition Pearson Education, 2015
2. Sergio Franco Design with Op-amps and Analog Integrated circuits, MHE; third edition, 2012

**References:**

1. Dan Sheingold Analog to Digital Conversion Hand Book, 3rd Revised edition PH, 1986. Prentice Hall, 1985
2. David A. Bell, Operational Amplifiers and Linear IC's.; Third edition, Oxford University Press, 2011
3. Sedra and Smith — Microelectronics Circuits, Sixth edition, Oxford University, 2013

 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #:</b> <b>FMCD2005</b>	<b>Rev: 1.0</b>

**Program: IV Semester Bachelor of Engineering (Electronics & Communication Engineering)**

**ARM Microcontroller Laboratory Experiments(15EECP204)**

<b>ISA Marks: 80</b>	<b>ESA Marks: - 20</b>	<b>Total Marks: 100</b>
<b>Teaching Hours: 28Hrs</b>	<b>Examination Duration: 2 Hrs</b>	<b>Contact Hours: 2Hrs/week</b>

**List of Experiments:**

- Write a program that displays a value of '\_Y' at port 0 and '\_N' at port 2 and also generates a square wave of 10Khz with Timer 0 in mode 2 at port pin p1.2 XTAL=22MHz
- Write a C program that continuously gets a single bit of data from P1.7 and sends it to P1.0 in main, while simultaneously creating a square wave of 200us period on pin P2.5. ii. Sending letter '\_A' to serial port. Use Timer 0 to create square wave..
- Write an ALP to achieve the following arithmetic operations: i. 32 bit addition ii. 64 bit addition iii. Subtraction iv. Multiplication v. 32 bit binary divide
- Write an ALP for the following using loops: i. Find the sum of '\_N' 16 bit numbers ii. Find the maximum/minimum of N numbers iii. Find the factorial of a given number with and without look up table.
- Write an ALP to i. Find the length of the carriage return terminated string. ii. Compare two strings for equality
- Write an ALP to pass parameters to a subroutine to find the factorial of a number or prime number generation
- Write a '\_C' program to test working of LED's using LPC2148.
- Write a '\_C' program & demonstrate an interfacing of Alphanumeric LCD 2X16 panel to LPC2148 Microcontroller.
- Write an ALP to generate the following waveforms of different frequencies i. Square wave ii. Triangular a. iii. Sine wave
- Write a '\_C' program & demonstrate interfacing of buzzer to LPC2148 (using external interrupt)
- Write a program to set up communication between 2 microcontrollers using I2C.
- Write a '\_C' program & demonstrate an interfacing of ADC
- Develop an ARM based application using i. sensors ii. actuators iii. Displays


**Text Books**

- Steve Furber, ARM System- on-Chip Architecture, 2nd, LPE, 2002
- The 8051 Microcontroller Architecture, Programming & Applications " By \_Kenneth J. Ayala, Cenage Learning; 3<sup>rd</sup> edition 2007
- William Hohl ARM Assembly Language fundamentals and Techniques || by, CRC press CRC Press; 2<sup>nd</sup> edition, 2014

**Reference Books**


- ARM system Developer's Guide || - Hardbound, Publication date: 2004 Imprint: MORGANKAUFFMAN
- User manual on LPC21XX.



 <b>KLE</b> Technological University <small>Creating Value Leveraging Knowledge</small> Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #:</b> <b>FMCD2005</b>	<b>Rev: 1.0</b>

<b>Program: IV Semester Bachelor of Engineering (Electronics &amp; Communication Engineering)</b>			<b>Lab+ Teaching Hours</b>
<b>Course Title: Data Structures Application Lab</b>		<b>Course Code: 21EECF201</b>	
<b>L-T-P: 0-0-2</b>	<b>Credits: 2</b>	<b>Contact Hours: 4Hrs/week</b>	
<b>ISA Marks: 80</b>	<b>ESA Marks:20</b>	<b>Total Marks: 100</b>	
<b>Teaching + Lab. Hours: 48 Hrs</b>	<b>Examination Duration:2 Hrs</b>		


Content	Hrs	
<b>Unit - 1</b>		
<b>Chapter No 1. Analysis of algorithms:</b> Introduction, Asymptotic notations and analysis, Analysis of recursive and non-recursive algorithms, master's theorem, complexity analysis of algorithms.	10 hrs	
<b>Chapter No 2. Analysis of linear data-structures and its applications:</b> Complexity analysis of basic data structures (Stacks, Queues, Linked lists)	10 hrs	
<b>Unit - 2</b>		
<b>Chapter No 3. Analysis of non-linear data-structures and its applications</b> Trees and applications: Computer representation, Tree properties, Binary Tree properties, Binary search trees properties and implementation, Tree traversals, AVL tree. Graphs and applications: Computer representation, Adjacency List, Adjacency Matrix, Graph properties, Graph traversals. Hashing and applications: Hashing, Hash function, Hash Table, Collision resolution techniques, Hashing Applications	28 hrs	
<b>Text Books (List of books as mentioned in the approved syllabus)</b> <ol style="list-style-type: none"> <li>1. Richard F. Gilberg &amp; Behrouz A. Forouzan, Data Structures A Pseudocode Approach with C, Second Edition.</li> <li>2. Aaron M. Tenenbaum, Data Structures Using C.</li> </ol>		

 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 –</b> <b>BVBCET</b> School of Electronics	<b>Document #:</b> <b>FMCD2005</b>	<b>Rev: 1.0</b>


<b>Program: IV Semester Bachelor of Engineering (Electronics &amp; Communication Engineering)</b>			<b>Lab+ Teaching Hours</b>
<b>Course Title: Data Structures using C (Diploma)</b>		<b>Course Code: 21EECF203</b>	
<b>L-T-P: 0-0-3</b>	<b>Credits: 3</b>	<b>Contact Hours: 6Hrs/week</b>	
<b>ISA Marks: 80</b>	<b>ESA Marks:20</b>	<b>Total Marks: 100</b>	
<b>Teaching + Lab. Hours: 72 Hrs</b>	<b>Examination Duration:2 Hrs</b>		

**List of experiments/jobs planned to meet the requirements of the course.**


<b>Category: Demonstration</b>		<b>Total Weightage: 0.00</b>		<b>No. of lab sessions: 6.00</b>
<b>Expt./ Job No.</b>	<b>Experiment / Job Details</b>	<b>No. of Lab Session(s) per batch (estimate)</b>	<b>Marks / Experiment</b>	<b>Correlation of Experiment with the theory</b>
1	Programs on Pointer concepts.	2.00	0.00	
	<i>Learning Objectives :</i> <i>The students should be able to</i> Perform basic programming structures on  1. Pointers concepts. 2. 1D and 2D arrays. 3. Pointers to functions. 4. Memory management functions			1
2	Programs on string handling functions, structures union And bit-files.	2.00	0.00	
	<i>Learning Outcomes:</i> <i>The students should be able to write programs to:</i> a) Perform string handling functions like  1. String length. 2. String concatenate. 3. Strings compare. 4. String copy. 5. Strings reverse. b) Implement Structures, union and bit-field			1
3	Programming on files.	2.00	0.00	
	<i>Learning Outcomes:</i> <i>The students should be able to write a modular program to:</i>			1

 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #:</b> <b>FMCD2005</b>	<b>Rev: 1.0</b>

	1. Open and Close the file. 2. Read and Write the file. 3. Append the file.			
<b>Category: Exercise</b>		<b>Total Weightage: 20.00</b>		<b>No. of lab sessions: 12.00</b>
<b>Expt./ Job No.</b>	<b>Experiment / Job Details</b>	<b>No. of Lab Session(s) per batch (estimate)</b>	<b>Marks / Experiment</b>	<b>Correlation of Experiment with the theory</b>
4	Programs on implementation of stacks and its applications.	2.00	3.00	
	<i>Learning Outcomes:</i> <i>The students should be able to:</i> 1. Write a program to Insert delete and display stack elements for an application. 2. Write a program using stack to convert from Infix to postfix & Infix to Prefix 3. Write a program using stack data structure for base conversion.			3
5	Programs on implementation of different queue data structures.	2.00	4.00	
	<i>Learning Outcomes:</i> <i>The students should be able to:</i> Write a program using queue data structure for an application.			3
6	Programs on implementation of different types of Linked lists	2.00	4.00	
	<i>Learning Outcomes:</i> <i>The students should be able to write a modular program to use the linked lists for an application</i> 1. Insert , delete and display a node in SLL. 2. Insert , delete and display a node in DLL. 3. Insert delete and display a node in CLL.			4
7	Programs on Implementation of trees.	2.00	3.00	
	<i>Learning Outcomes:</i> <i>The students should be able to write modular programs to</i> :			5

 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #:</b> <b>FMCD2005</b>	<b>Rev: 1.0</b>

	<ol style="list-style-type: none"> <li>1. Perform various operations on binary trees.</li> <li>2. To find max, min value in a binary search trees.</li> <li>3. To find the height of a tree,</li> <li>4. To count nodes in a tree.</li> <li>5. To delete a node in a tree</li> </ol>			
8	Programs to implement different sorting techniques.	2.00	3.00	
	<p><i>Learning Outcomes:</i>  <i>The students should be able to:</i>          Write modular program on perform the following sorting techniques</p> <ol style="list-style-type: none"> <li>1. Selection</li> <li>2. Insertion</li> <li>3. Bubble</li> <li>4. Merge</li> <li>5. Quick</li> <li>6. Heap</li> </ol>			5
9	Programming on hash tables	2.00	3.00	
	<p><i>Learning Outcomes:</i>  <i>The students should be able to</i>          Write modular program on</p> <ol style="list-style-type: none"> <li>1. Direct-address tables</li> <li>2. Hash tables</li> </ol>			6
	<p><b>Books/References:</b></p> <ol style="list-style-type: none"> <li>1. Aaron M. Tenenbaum, et al, “Data Structures using C”, PHI, 2006</li> <li>2. Cormen, Leiserson, Rivest “ Introduction to Algorithms”, PHI, 2001</li> <li>3. E Balaguruswamy, “The ANSI C programming Language”, 2ed., PHI, 2010.</li> <li>4. Yashavant Kanetkar, “Data Structures through C”, BPB publications 2010</li> <li>5. Horowitz, Sahani, Anderson-Feed, “Fundamentals of Data Structures in C”, 2ed,Universities Press, 2008</li> <li>6. Richard F. Gilberg, Behrouz A. Forouzan “Data Structures: A Pseudocode Approach With C”, 2<sup>nd</sup> Edition , Course Technology, Oct 2009.</li> <li>7. Kernighan and Ritchie, The ANSI C programming Language, 2 ed., PHI.</li> <li>8. Robert Kruse, Data Structures and Program Design in C, 2 ed., Pearson</li> </ol>			

 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 –</b> <b>BVBCET</b> School of Electronics	<b>Document #:</b> <b>FMCD2005</b>	<b>Rev: 1.0</b>
	<b>Title: Curriculum structure semester wise</b> <b>Electronics and Communication Engineering</b>		<b>Page 37 of 89</b> <b>Year: 2017-21</b>


**Batch 2019-23**  
**Semester: V**

No	Code	Course	L-T-P	Credits	Contact Hours	ISA	ESA	Total	Exam Duration
1	19EECC301	PC10:CMOS VLSI Circuits	4-0-0	4	4	50	50	100	3 hours
2	21EECC302	PC11: Communication System I	4-0-0	4	4	50	50	100	3 hours
3	17EECC303	PC12: Digital Signal Processing	4-0-0	4	4	50	50	100	3 hours
4	17EECC304	PC13: Operating System & Embedded Systems Design	3-0-0	3	3	50	50	100	3 hours
5	17EECP301	PCL5: Communication and signal processing Lab	0-0-1	1	2	80	20	100	2 hours
6	17EECP302	PCL6: RTOS Lab	0-0-1	1	2	80	20	100	2 hours
7	19EECP301	PCLx: CMOS VLSI Circuits Lab	0-0-1	1	2	80	20	100	2 hours
8	17EECC307	PC15: Machine Learning	2-0-1	3	4	50	50	100	3 hours
9	17EECW301	P1: Mini Project	0-0-3	3	6	50	50	100	2 hours
<b>TOTAL</b>			17-0-7	<b>24</b>	<b>31</b>	<b>540</b>	<b>360</b>	<b>900</b>	

**ISA:** In Semester Assessment **ESA:** End Semester Assessment **L:** Lecture **T:** Tutorials **P:** Practical  
 HS (Humanities) = H; B(Basic Science) = B; ES(Engineering Science) = F; PC (Program Core) = C;  
 EC(Any Elective) = E; PW(Project Work) = W; Research = R; Internship= I; Seminar = S; Colloquium  
 = V; Self-study = Y; Specialtopic= T; Apprenticeship = A; Laboratory / Practical = P;Field Work = D;  
 and Non-credit course = N.

**Semester: VI**

No	Code	Course	L-T-P	Credits	Contact Hours	ISA	ESA	Total	Exam Duration
1	16EHSC301	H3: Professional Aptitude and Logical reasoning.	3-0-0	3	3	50	50	100	3 hours
2	17EECC305	PC13:Automotive Electronics	3-0-0	3	3	50	50	100	3 hours
3	17EECC306	PC14:Computer Communication Networks	4-0-0	4	4	50	50	100	3 hours
4	21EECC307	PC11: Communication System II	3-0-0	3	3	50	50	100	3 hours
5	17EECEXXX	PSE Elective 1	3-0-0	3	3	50	50	100	3 hours
6	17EECP303	PCL7: Computer Communication Networks Lab	0-0-1	1	2	80	20	100	2 hours
7	17EECP304	PCL8: Automotive Electronics Lab	0-0-1	1	2	80	20	100	2 hours
8	17EECW302	P2: Minor Project	0-0-6	6	12	50	50	100	2 hours
<b>TOTAL</b>			16-0-8	<b>24</b>	<b>32</b>	<b>460</b>	<b>340</b>	<b>800</b>	


 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 –</b> <b>BVBCE</b> School of Electronics	<b>Document #:</b> <b>FMCD2005</b>	<b>Rev: 1.0</b>
	<b>Title: Curriculum structure semester wise</b> <b>Electronics and Communication Engineering</b>		<b>Page 38 of 89</b> <b>Year: 2017-21</b>

**ISA:** In Semester Assessment **ESA:** End Semester Assessment **L:** Lecture **T:** Tutorials **P:** Practical  
 HS (Humanities) = H; B(Basic Science) = B; ES(Engineering Science) = F; PC (Program Core) = C;  
 EC(Any Elective) = E; PW(Project Work) = W; Research = R; Internship= I; Seminar = S; Colloquium  
 = V; Self-study = Y; Specialtopic= T; Apprenticeship = A; Laboratory / Practical = P;Field Work = D;  
 and Non-credit course = N.


## Elective VI (Batch 2019-23)

### Semester: VI

No	Code	Course: PSE1: Elective	Category	L-T-P	Credit	Contact Hours	ISA	ESA	Total	Exam Duration
PSE Elective 1	17EECE301	Analog Circuits Design	PSE	0-0-3	3	6	100		100	3Hours
	19EECE322	Introduction to Deep Learning		2-0-1		4	50	50		
	17EECE302	Advanced Digital Logic Design		0-0-3		3	100			
	17EECE307	Internet of Things		2-0-1		4	50	50		
	21EECE308	Information Theory and Coding		3-0-0		3	50	50		
	17EECE310	Embedded Intelligence Systems		0-0-3		9	80	20		
	20EECE340	Multi core Architecture & Programming		2-0-1		4	50	50		
	18EECE421	OOPS using C++		2-0-1		4	50	50		

 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #:</b> <b>FMCD2005</b>	<b>Rev: 1.0</b>

<b>Program: V Semester Bachelor of Engineering(Electronics &amp; Communication Engineering)</b>			<b>Teaching Hours</b>
<b>Course Title: CMOS VLSI Circuits</b>		<b>Course Code: 19EECC301</b>	
<b>L-T-P: 4-0-0</b>	<b>Credits: 04</b>	<b>Contact Hours: 6 Hrs/week</b>	
<b>ISA Marks: 50</b>	<b>ESA Marks: 50</b>	<b>Total Marks: 100</b>	
<b>Teaching Hours: 72 Hrs</b>	<b>Examination Duration: 3 Hrs</b>		
<b>Content</b>			
<b>Unit I</b> <b>Chapter No. 1. Introduction to VLSI and IC fabrication technology</b> VLSI Design Flow, Semiconductor Technology - An Overview, Czochralski method of growing Silicon, Introduction to Unit Processes (Oxidation, Diffusion, Deposition, Ion-implantation), Basic CMOS technology - Silicon gate process, n-Well process, p-Well process, Twin-tub Process, Oxide isolation. FinFET device, The root cause of short channel effects in twenty-first century MOSFETS, The thin body MOSFET concept, The FinFET and a new scaling path for MOSFETs, Ultra-thin body FET, Recent trends in fabrication technology.			<b>08</b>
<b>Chapter No. 2. Electronic Analysis of CMOS logic gates</b> DC transfer characteristics of CMOS inverter, Beta Ratio Effects, Noise Margin, MOS capacitance models. Transient Analysis of CMOS Inverter, NAND, NOR and Complex Logic Gates, Gate Design for Transient Performance, Switch-level RC Delay Models, Delay Estimation, Elmore Delay Model, Power Dissipation of CMOS Inverter, Transmission Gates & Pass Transistors, Tristate Inverter.			<b>14</b>
<b>Unit II</b>			
<b>Chapter No. 3. Design of CMOS logic gates</b> Stick Diagrams, Euler Path, Layout design rules, DRC, Circuit extraction, Latch up – Triggering Prevention.			<b>06</b>
<b>Chapter No. 4. Designing Combinational Logic Networks</b> Gate Delays, Driving Large Capacitive Loads, Delay Minimization in an Inverter Cascade, Logical effort. Pseudo nMOS, Clocked CMOS, Dynamic CMOS Logic Circuits, Dual-rail Logic Networks: CVSL, CPL.			<b>14</b>
<b>Unit – III</b>			
<b>Chapter No. 5. Sequential CMOS Circuit Design</b> Sequencing static circuits, Circuit design of latches and flip-flops, Clocking- clock generation, clock distribution.			<b>08</b>

 <b>KLE</b> Technological University <small>Creating Value Leveraging Knowledge</small> Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #:</b> <b>FMCD2005</b>	<b>Rev: 1.0</b>
<b>Title: Curriculum structure semester wise Electronics and Communication Engineering</b>			<b>Page 40 of 89</b> <b>Year: 2017-21</b>


### **Text Books (List of books as mentioned in the approved syllabus)**

1. John P.Uyemura, Introduction to VLSI Circuits and Systems, 1, Wiley, 2007
2. Neil Weste, David Harris & Ayan Banerjee, CMOS VLSI Design, 4, Pearson Ed 2011
3. Sung-Mo Kang & Yusuf Leblebici, CMOS Digital Integrated Circuits: Analysis and Design, 3, Tata McGra, 2007


### **References**

1. FinFET Modeling for IC Simulation and Design: Using the BSIM-CMG Standard By Yogesh Singh Chauhan, Darsen Duane Lu, Vanugopalan Sriramkumar, Sourabh Khandelwal, Juan Pablo Duarte, Navid Payvadosi, Ai Niknejad, Chenming Hu, Elsevier Publication, 2015
2. Wayne, Wolf, Modern VLSI design: System on Silicon, 3, Pearson Ed, 2005
3. Douglas A Pucknell and Kamran Eshraghian, Basic VLSI Design, 3<sup>rd</sup> edition, PHI, 2005
4. Phillip. E. Allen, Douglas R. Holberg, CMOS Analog circuit Design, 3<sup>rd</sup> edition, Oxford University, 2011



 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 –</b> <b>BVBCET</b> School of Electronics	<b>Document #:</b> <b>FMCD2005</b>	<b>Rev: 1.0</b>
	<b>Title: Curriculum structure semester wise</b> <b>Electronics and Communication Engineering</b>		<b>Page 41 of 89</b> <b>Year: 2017-21</b>

<b>Program: V Semester Bachelor of Engineering (Electronics &amp; Communication Engineering)</b>			<b>Teaching Hours</b>
<b>Course Title: Communication Systems I</b>		<b>Course Code: 21EECC302</b>	
<b>L-T-P: 4-0-0</b>	<b>Credits: 4</b>	<b>Contact Hours: 4 Hrs/week</b>	
<b>ISA Marks: 50</b>	<b>ESA Marks: 50</b>	<b>Total Marks: 100</b>	
<b>Teaching Hours: 50Hrs</b>	<b>Examination Duration: 3 Hrs</b>		
<b>Content</b>			
<b>Unit – 1</b>			<b>Hours</b>
<b>Chapter 01. Analog Communication Techniques:</b> Introduction, need for modulation, Amplitude modulation, Time-Domain description, Frequency-Domain description. Generation of AM wave- square law modulator. Detection of AM waves, square law and envelope detector. Double side band suppressed carrier modulation (DSBSC), Generation of DSBSC waves: balanced modulator. Coherent detection of DSBSC modulated waves: Costas loop. Quadrature carrier multiplexing. Single side band modulation, Frequency-Domain and time-domain description of SSB modulated Signals-Generation, detection. Comparison of amplitude modulation techniques, Frequency division multiplexing (FDM).			<b>14 Hours</b>
<b>Chapter 02. Receiver and its characteristics:</b> Radio receivers: Tuned radio frequency receiver, Superheterodyne receiver Sensitivity and selectivity, selection of IF. Block diagram and features of Communication Receiver.			<b>06 Hours</b>
<b>Unit – 2</b>			
<b>Chapter 03. Angle modulation:</b> Basic definitions, Phase and frequency modulation, Phase and frequency Deviation, Narrow and Wide band frequency modulation. Spectrum and phase diagram of FM Transmission band width of FM waves, Effect of Modulation index on bandwidth, Generation of FM Waves: indirect FM, Direct FM, Demodulation of FM Waves,			<b>08 Hours</b>
<b>Chapter 04. Random Variables and processes:</b> Random variables-average, variance, CDF, PDF, Joint CDF and PDF, Random Process- Stationary, Mean, Correlation and Covariance functions., autocorrelation function, Cross-correlation functions. Power spectral density: Properties of the spectral density, Gaussian Process: Central limit theorem, Properties of Gaussian processes.			<b>06 Hours</b>
<b>Chapter 05. Noise in Continuous wave modulation Systems:</b> Sources of noise: Shot noise, thermal noise, White noise. Frequency domain representation, Effect of filtering on Gaussian noise, Mixing and superposition of Noises, Noise equivalent bandwidth, Quadrature components of noise, Narrowband noise, Noise figure., Equivalent noise temperature. Receiver model, Noise in AM Receivers, Noise in FM receivers			<b>06 Hours</b>
<b>Unit - 3</b>			
<b>Chapter 06. Introduction to Sampling:</b> Sampling theorem, Quadrature sampling of Band pass signals, Reconstruction of a message from its samples. Time Division Multiplexing (TDM) Signal distortion in Sampling.			<b>10 Hours</b>


 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 –</b> <b>BVBCET</b> School of Electronics	<b>Document #:</b> <b>FMCD2005</b>	<b>Rev: 1.0</b>
<b>Title: Curriculum structure semester wise</b> <b>Electronics and Communication Engineering</b>			<b>Page 42 of 89</b> <b>Year: 2017-21</b>

**Text book:**


1. “Communication Systems” by ‘Simon Haykin’ John Wiley 2003. 5th edition , 2009
2. “Principles of communication Systems”, by Taub & Schilling, 2nd edition , TMH.
3. “Digital communications”, Simon Haykin, John Wiley, 2006

**References**

4. Communication Systems, by B.P.Lathi ,
5. Ganesh Rao, K N Haribhat, Analog Communication, Sanguine, 2009
6. Communication Systems by Harold. P.E, Stern Samy. A. Mahmond, Pearson Education, 2004.
7. Electronic communication systems, Kennedy and Davis, TMH, Edn. 6, 2012

 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #:</b> <b>FMCD2005</b>	<b>Rev: 1.0</b>

Program: V Semester Bachelor of Engineering (Electronics & Communication Engineering)			Teaching Hours
<b>Course Title: Digital Signal Processing</b>		<b>Course Code: 17EECC303</b>	
<b>L-T-P: 4-0-0</b>	<b>Credits: 4</b>	<b>Contact Hours: 4Hrs/week</b>	
<b>ISA Marks: 50</b>	<b>ESA Marks: 50</b>	<b>Total Marks: 100</b>	
<b>Teaching Hours: 50Hrs</b>	<b>Examination Duration: 3 Hrs</b>		
<b>Content</b>			
<b>Unit - 1</b>			
<b>Chapter No. 1. Discrete Fourier Transforms</b>			<b>12</b>
Brief review of signals and systems: Basic definitions, properties and applications. Discrete Fourier Transforms (DFT): Frequency domain sampling and reconstruction of discrete time signals. DFT as a linear transformation, its relationship with other transforms. Properties of DFT, multiplication of two DFTs- the circular convolution, additional DFT properties, use of DFT in linear filtering, overlap-save and overlap-add method.			
<b>Chapter No. 2. Fast-Fourier-Transform (FFT) algorithms</b>			<b>08</b>
Fast-Fourier-Transform (FFT) algorithms: Direct computation of DFT, Need for efficient computation of the DFT (i.e. FFT algorithms), Radix-2 FFT algorithm for the computation of DFT and IDFT: Decimation-in-time and Decimation-in-frequency algorithms, Composite FFT.			
<b>Unit - 2</b>			
<b>Chapter No. 3. Design of Digital FIR Filters</b>			<b>10</b>
Design of digital filters: Considerations and characteristics of practical digital filters. design of digital filters: symmetric and anti-symmetric FIR filters, design of linear phase FIR filters using windowing method- Rectangular, Hamming, Hanning, Bartlet and Kaiser windows. Design of linear phase FIR filters using frequency sampling technique.			
<b>Chapter No. 4. Design of IIR filters from analog filters</b>			<b>10</b>
Design of IIR filters from analog filters: approximation of derivative, impulse invariance method, bilinear transformation, Characteristics of commonly used analog filters: Butterworth and Chebyshev filters, frequency transformation in the digital domain.			
<b>Unit - 3</b>			
<b>Chapter No. 5. Realization of Digital FIR Systems</b>			<b>05</b>
Implementation of Digital systems: structures for FIR systems: direct form I, direct form II, cascade, frequency sampling and lattice structure, Comparison of the realization techniques.			
<b>Chapter No. 6. Realization of Digital IIR Systems</b>			<b>05</b>
Structures for IIR systems - direct form I, direct form II, cascade, parallel and lattice structure, Comparison of the realization techniques.			


 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 –</b> <b>BVCET</b> School of Electronics	<b>Document #:</b> <b>FMCD2005</b>	<b>Rev: 1.0</b>
<b>Title: Curriculum structure semester wise</b> <b>Electronics and Communication Engineering</b>			<b>Page 44 of 89</b> <b>Year: 2017-21</b>

**Text Books**


1. Proakis & Manolakis, Digital signal processing Principles Algorithms & Applications, 4th edition, PHI, New Delhi,2007
2. S.K. Mitra, Digital Signal Processing, 2nd edition, Tata Mc-Graw Hill,2004

**References**

1. Oppenheim& Schaffer, Discrete Time Signal Processing, 5th edition, PHI, New Delhi, 2000

 <b>KLE</b> Technological University <small>Creating Value Leveraging Knowledge</small> Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #:</b> <b>FMCD2005</b>	<b>Rev: 1.0</b>

<b>Program: V Semester Bachelor of Engineering (Electronics &amp; Communication Engineering)</b>			<b>Teaching Hours</b>
<b>Course Title: Operating System and Embedded System Design</b>		<b>Course Code: 17EECC304</b>	
<b>L-T-P: 3-0-0</b>	<b>Credits: 3</b>	<b>Contact Hours: 3Hrs/week</b>	
<b>ISA Marks: 50</b>	<b>ESA Marks: 50</b>	<b>Total Marks: 100</b>	
<b>Teaching Hours: 40 Hrs</b>	<b>Examination Duration: 3 Hrs</b>		
<b>Unit I</b>			
<b>Chapter 1: Introduction and System structures</b> what is an operating system? Goals of an operating system. Operation of an os .Resource allocation and related functions. Classes of an operating system. Operating System Services . System Calls and Types. Operating system Structure – Simple , Layered, Microkernels, Modules and Hybrid systems. System Boot		<b>03</b>	
<b>Chapter 2: Process Management</b> Process concept- operating on process, inter process communication, process scheduling- CPU scheduler- preemptive scheduling , scheduling criteria, scheduling algorithms- first come first served scheduling, shortest job first scheduling, priority scheduling, round robinscheduling.		<b>05</b>	
<b>Chapter 3: Memory Management</b> Memory Management Strategies: process address space static vs dynamic loading. Swapping, memory allocation; fragmentation Paging; Structure of page table; Segmentation, Virtual Memory.		<b>06</b>	
<b>Unit II</b>			
<b>Chapter 4: Introduction To Real-Time Operating Systems</b> Introduction To Real-Time Operating Systems: Introduction to OS, Introduction to real time embedded system- real time systems, characteristics of real time systems and the future of embedded systems. Introduction to RTOS, key characteristics of RTOS, its kernel, components in RTOS kernel, objects, scheduler, services, context switch, Scheduling types: Preemptive priority-based scheduling, Round-robin and preemptive scheduling.		<b>08</b>	
<b>Chapter 5: Tasks, Semaphores and Message Queues:</b> Tasks, Semaphores and Message Queues: A task, its structure, A typical finite state machine, Steps showing the how FSM works. A semaphore, its structure, binary semaphore, mutual exclusion (mutex) semaphore, Synchronization between two tasks and multiple tasks, Single shared-resource-access synchronization, Recursive shared- resource-access synchronization. A message queue, its structure, Message copying and memory use for sending and receiving messages, Sending messages in FIFO or LIFO order, broadcasting messages.		<b>08</b>	
<b>Unit III</b>			
<b>Chapter 6: Typical Embedded System:</b> Classification and purposes of embedded system, Characters and Quality attributes of embedded system, Core and Supporting components of embedded system, Embedded firmware		<b>05</b>	

 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #:</b> <b>FMCD2005</b>	<b>Rev: 1.0</b>

<b>Chapter 7: Wired and Wireless Protocols:</b> Bus communication protocol (USB,I2C,SPI), Wireless and mobile system protocol (Bluetooth, 802.11 and its variants, ZigBee), Embedded design cycle-case study-ACVM	<b>05</b>
---	-----------


### Text Books

1. Silberschatz ,Galvin and Gagne ,||Operating system concepts||,9th edition, WILEYPublication,2018.
2. Qing Li with Caroline Yao, Real-Time Concepts for Embedded Systems, 1E, Published,2011
3. Shibu K V,||Introductionto Embedded systems||,2<sup>nd</sup> edition, McGraw Hill Education India Private Limited,2017
4. Raj Kamal,|| Embedded Systems||, Paperback,3<sup>rd</sup> edition, McGraw-Hill Education, 2017


### References

- 1.DhananjayDhamdhere,||Operating Systems a Concept Based Approach||,3<sup>rd</sup> edition, McGraw-HillEducation,2017

<b>Program: V Semester Bachelor of Engineering (Electronics &amp; Communication Engineering)</b>			<b>Teaching Hours</b>
<b>Course Title: Machine Learning</b>		<b>Course Code: 17EECC307</b>	
<b>L-T-P: 2-0-1</b>	<b>Credits: 3</b>	<b>Contact Hours: 4 Hrs/week</b>	
<b>ISA Marks: 50</b>	<b>ESA Marks: 50</b>	<b>Total Marks: 100</b>	
<b>Teaching Hours: 50Hrs</b>	<b>Examination Duration: 3 Hrs</b>		
<b>Content</b>			
<b>Unit – 1</b>			<b>Hrs</b>
<b>Chapter No. 1. Introduction</b> Introduction what is machine learning? Applications of machine learning, types of machine learning: supervised, unsupervised and reinforcement learning, dataset formats, basic terminologies.			<b>05</b>
<b>Chapter No. 2. Supervised Learning</b> Linear regression, logistic regression linear regression: single and multiple variables, sum of squares error function, the gradient descent algorithm, application, logistic regression, the cost function, classification using logistic regression, one-v/s-all classification using logistic regression, regularization.			<b>10</b>
<b>Unit – 2</b>			


 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #:</b> <b>FMCD2005</b>	<b>Rev: 1.0</b>
<b>Title: Curriculum structure semester wise Electronics and Communication Engineering</b>			<b>Page 47 of 89</b> <b>Year: 2017-21</b>

<b>Chapter No. 3. Supervised Learning: Neural Network</b> Introduction to perception learning, implementing simple gates XOR, AND, OR using neural network. Model representation, gradient checking, back propagation algorithm, multi-class classification, application-classifying digits, SVM.	<b>10</b>
<b>Chapter No. 4. Unsupervised Learning: Clustering</b> Introduction, K means clustering, algorithm, cost function, application.	<b>05</b>
<b>Unit – 3</b>	
<b>Chapter No. 5. Unsupervised Learning: Dimensionality reduction</b> Dimensionality reduction, PCA- principal component analysis, applications, clustering data and PCA.	<b>04</b>
<b>Text Book</b> <input type="checkbox"/> <ol style="list-style-type: none"> <li>1. Tom Mitchell, Machine Learning, 1<sup>st</sup> edition, McGraw-Hill. , 2017</li> <li>2. Christopher Bishop, Pattern Recognition and Machine Learning, 1, Springer, 2<sup>nd</sup> printing 2011 edition</li> </ol> <b>References</b> <ol style="list-style-type: none"> <li>1. Video lectures by : Andrew Ng, Co-founder, Coursera; Adjunct Professor, Stanford University; formerly head of Baidu AI Group/Google Brain  <a href="https://www.coursera.org/learn/machine-learning#">https://www.coursera.org/learn/machine-learning#</a></li> <li>2. Trevor Hastie, Robert Tibshirani, Jerome Friedman, The Elements of Statistical Learning : Data Mining, Inference and Prediction, 2<sup>nd</sup> edition, Springer, 9th printing 2017 edition</li> </ol>	

 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #:</b> <b>FMCD2005</b>	<b>Rev: 1.0</b>

<b>Program: V Semester Bachelor of Engineering (Electronics &amp; Communication Engineering)</b>			<b>Teaching Hours</b>
<b>Course Title: Communication and Signal Processing Lab</b>		<b>Course Code: 17EECP301</b>	
<b>L-T-P: 0-0-1</b>	<b>Credits: 1</b>	<b>Contact Hours: 2 Hrs/week</b>	
<b>ISA Marks: 80</b>	<b>ESA Marks: 20</b>	<b>Total Marks: 100</b>	
<b>Teaching Hours: 24Hrs</b>	<b>Examination Duration: -</b>		
<b>List of Experiments</b>			
<b>Proof of concept on Discrete ICs</b>			
<ol style="list-style-type: none"> <li>1. DSBSC modulator and demodulator.</li> <li>2. Frequency modulator and demodulator</li> <li>3. Frequency Shift Keying (FSK) modulator and demodulator.</li> <li>4. Time Division Multiplexing with minimum four channels</li> </ol>			
<b>Mathematical Modeling and Simulation</b>			
<ol style="list-style-type: none"> <li>1. Design Square Law Modulator and detect the signal using square law and envelope schemes.</li> <li>2. Design Frequency Modulator and Demodulator and analyze the performance without and with noise.</li> <li>3. Design, analyze and compare the BER for different digital modulation techniques.</li> <li>4. Develop a model and simulate BPSK using Costas loop.</li> </ol>			
<b>Implementation on Real Time Hardware</b>			
<ol style="list-style-type: none"> <li>1. Design and Implement a complete real-time RF transceiver on Advanced Omni Software Radio Transceiver (AOSRT) for Narrow Band Frequency Modulation and Wide band Frequency Modulation and performance analysis.</li> <li>2. Design and Implement a real-time RF transceiver for audio input using M-array PSK modulation scheme and analyze performance in terms of SNR and BER.</li> </ol>			
<b>Open Ended Experiment</b>			
<ol style="list-style-type: none"> <li>1. Explore the features of SDR to design an appropriate and robust frequency selective system to eliminate noise present in an audio signal.</li> </ol>			




 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #:</b> <b>FMCD2005</b>	<b>Rev: 1.0</b>
<b>Title: Curriculum structure semester wise Electronics and Communication Engineering</b>			<b>Page 49 of 89</b> <b>Year: 2017-21</b>

<b>Program: V Semester Bachelor of Engineering (Electronics &amp; Communication Engineering)</b>		
<b>CMOS VLSI Circuits Laboratory Experiments</b>		<b>Course Code: 19EECP301</b>
<b>ISA Marks: 80</b>	<b>ESA Marks: 20</b>	<b>Total Marks: 100</b>
<b>Teaching Hours: 25Hrs</b>	<b>Examination Duration: 2 Hrs</b>	<b>Contact Hours: 2Hrs/week</b>
<b>List of Experiments:</b>		
<ol style="list-style-type: none"> <li>1. Introduction to Cadence EDAtool.</li> <li>2. Static and Dynamic Characteristic of CMOS Inverter.</li> <li>3. Layout of CMOS Inverter(DRC,LVS)</li> <li>4. Static and Dynamic Characteristic of CMOS NAND2 andNOR2.</li> <li>5. Layout of NAND2, NOR2, XOR2 gates (DRC,LVS).</li> </ol>		
<b>Structured Enquiry</b>		
<ol style="list-style-type: none"> <li>1. Design a Phase Detector usingD-FF</li> </ol>		
<b>Open Ended</b>		
<ol style="list-style-type: none"> <li>1. Design complex combinational circuits and analyze the performance using Cadencetool.</li> </ol>		


**Books/References:**

1. JohnP.Uyemura,-IntroductiontoVLSICircuits andSystemsII,Wiley, 2006.
2. Neil Weste and K. Eshragian,IIPrinciples of CMOS VLSI Design: A System Perspective,II 2nd edition, Pearson Education (Asia) Ptv. Ltd.,2000.


 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #:</b> <b>FMCD2005</b>	<b>Rev: 1.0</b>

<b>Program: V Semester Bachelor of Engineering (Electronics &amp; Communication Engineering)</b>		
<b>RTOS Laboratory Experiments</b>		<b>Course Code: 17EECP302</b>
<b>ISA Marks: 80</b>	<b>ESA Marks: - 20</b>	<b>Total Marks: 100</b>
<b>Teaching Hours: 24Hrs</b>	<b>Examination Duration: -</b>	<b>Contact Hours: 2 Hrs/week</b>
<b>List of Experiments:</b> <ol style="list-style-type: none"> <li>1. Analyze and Demonstrate debugging skills for programs given.</li> <li>2. Program &amp; demonstrate interfaces I2C-memory to LPC2148 Microcontroller.</li> <li>3. Program &amp; demonstrate interfaces SPI-RTC to LPC2148 Microcontroller.</li> <li>4. Program &amp; demonstrate concept of H/W Interrupts interface to LPC2148 Microcontroller.</li> <li>5. Program &amp; demonstrate concept of Task Scheduling.</li> <li>6. Program &amp; demonstrate concept of Semaphore.</li> <li>7. Program &amp; demonstrate concept of Mailbox.</li> <li>8. Program &amp; demonstrate concept of S/W Interrupts.</li> <li>9. Program &amp; demonstrate concept of interrupts.</li> <li>10. Program &amp; demonstrate concept of Inter Task Communication.</li> </ol>		
<b>Reference Books</b> <ol style="list-style-type: none"> <li>1. -ARMS system- on-Chip Architecture by Steve Furber, LPE, Second Edition, Addison Wesley; 2000.</li> <li>2. -Embedded Systems- Architecture, Programming and Design by Raj Kamal, 3<sup>rd</sup> edition, TMH, 2017</li> <li>3. Dr. K. V. K. Prasad, -Embedded/Realtime systems: concepts, Design &amp; Programming, published by dreamtech press, 2003.</li> </ol>		
<b>Manual</b> <ol style="list-style-type: none"> <li>1. LPC2148 datasheet by NXP.</li> <li>2. LPC2148 board manual by ALS, Bangalore.</li> </ol>		


<b>Laboratory Title: Mini Project</b>	<b>Lab. Code: 17EECW301</b>
<b>Total Hours: 60</b>	<b>Duration of ESA Hours: 3 Hours</b>
<b>ISA Marks: 50</b>	<b>ESA Marks: 50</b>
<b>Guide lines for selection of a project:</b> <ol style="list-style-type: none"> <li>1. The project needs to encompass the concepts learnt in a subject/s studied in the previous four semesters, so that the student will learn to integrate, the knowledge base acquired to provide a solution to the identified need.</li> <li>2. Project should be able to exhibit sensing, controlling and actuation sections.</li> <li>3. The mini project essentially will comprise of two components:</li> </ol>	

 <b>KLE</b> Technological University <small>Creating Value Leveraging Knowledge</small> Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #:</b> <b>FMCD2005</b>	<b>Rev: 1.0</b>
<b>Title: Curriculum structure semester wise Electronics and Communication Engineering</b>			<b>Page 51 of 89</b> <b>Year: 2017-21</b>


- The hardware design
- The graphical user interface (GUI) for application and data analysis with report generation.




- Student can select a project which leads to a product or model or prototype related to following areas (not limited to these areas).
  - Pulse and digital circuits: simulate the working of one or more circuits
  - Signals and systems: simulate the behavior of a system by considering different signals
  - Analog Electronic: simulate working of different devices
  - Control systems: simulate the behavior of a control system
  - Linear Integrated Circuits: simulate working of one or more circuits
  - Micro-controllers: simulate the ALU/control unit of microcontroller
- Time plan: Effort to do the project should be between 120-150 Hrs per team, which includes self study of an individual member (80-100 Hrs) and team work (40-50hrs).
- Learning overhead should be 20-25% of total project development time.

 <b>KLE</b> Technological University <small>Creating Value Leveraging Knowledge</small> Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #:</b> <b>FMCD2005</b>	<b>Rev: 1.0</b>


<b>Program: VI Semester Bachelor of Engineering (Electronics &amp; Communication Engineering)</b>			<b>Teaching Hours</b>
<b>Course Title: Automotive Electronics</b>		<b>Course Code: 17EECC305</b>	
<b>L-T-P: 3-0-0</b>	<b>Credits: 3</b>	<b>Contact Hours: 3Hrs/week</b>	
<b>ISA Marks: 50</b>	<b>ESA Marks: 50</b>	<b>Total Marks: 100</b>	
<b>Teaching Hours: 40 Hrs</b>	<b>Examination Duration: 3 Hrs</b>		
<b>Unit I</b>			
<b>Chapter 1: Introduction: Automotive Systems, Design cycle and Automotive industry overview :</b> Overview of Automotive industry, Vehicle functional domains and their requirements, automotive supply chain, global challenges. Role of technology in Automotive Electronics and interdisciplinary design.. Introduction to modern automotive systems and need for electronics in automobiles and application areas of electronic systems in modern automobiles, Introduction to power train, Automotive transmissions system ,Vehicle braking fundamentals, Steering Control, ,Overview of Hybrid Vehicles, ECU Design Cycle : Types of model development cycles( V and A) , Components of ECU, Examples of ECU on Chassis, Infotainment, Body Electronics and cluster.			<b>07</b>
<b>Chapter 2: Embedded system in Automotive Applications &amp; Automotive safety systems</b> Automotive grade microcontrollers: Architectural attributes relevant to automotive applications, Automotive grade processors ex: Renesas, Quorivva, Infineon. EMS: Engine control functions, Fuel control, Electronic systems in Engines , Development of control algorithm for EMS, Look-up tables and maps, Need of maps, Procedure to generate maps, Fuel maps/tables, Ignition maps/tables, Engine calibration, Torque table, Dynamometer testing Safety Systems in Automobiles: Active and Passive safety systems: ABS, TCS, ESP, Brake assist, Airbag systemsetc.			<b>08</b>
<b>Unit II</b>			
<b>Chapter 3: Automotive Sensors and Actuators</b> Sensor characteristics, Sensor response, Sensor error, Redundancy of sensors in ECUs, Avoiding redundancy, Smart Nodes , Examples of sensors : Accelerometer (knock sensors), wheel speed sensors, Engine speed sensor, Vehicle speed sensor, Throttle position sensor, Temperature sensor, Mass air flow (MAF) rate sensor, Exhaust gas oxygen concentration sensor, Throttle plate angular position sensor, Crankshaft angular position/RPM sensor, Manifold Absolute Pressure (MAP) sensor. Actuators: ENGINE CONTROL ACTUATORS, Solenoid actuator, Exhaust Gas Recirculation Actuator.			<b>08</b>
<b>Chapter 4: Automotive communication protocols :Overview of Automotive communication protocols : CAN, LIN , Flex Ray, MOST</b>			<b>07</b>
<b>Unit III</b>			
<b>Chapter 5:Advanced Driver Assistance Systems (ADAS) and Functional safety standards :</b> Advanced Driver Assistance Systems (ADAS):Examples of assistance applications: Lane Departure Warning, Collision Warning, Automatic Cruise Control, Pedestrian Protection, Headlights Control, Connected Cars technology and trends towards Autonomous vehicles.			<b>05</b>

 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #:</b> <b>FMCD2005</b>	<b>Rev: 1.0</b>
<b>Title: Curriculum structure semester wise          Electronics and Communication Engineering</b>		<b>Page 53 of 89</b> <b>Year: 2017-21</b>	


Functional Safety: Need for safety standard-ISO 26262, safety concept, safety process for product life cycle, safety by design, validation.	
<b>Chapter 6: Diagnostics :</b> Fundamentals of Diagnostics, Basic wiring system and Multiplex wiring system, Preliminary checks and adjustments, Self-diagnostic system. Fault finding and corrective measures, Electronic transmission checks and Diagnosis, Diagnostic procedures and sequence, On board and off board diagnostics in Automobiles, OBDII, Concept of DTCs, DLC, MIL, Freeze Frames, History memory, Diagnostic tools, Diagnostic protocols KWP2000 and UDS	<b>05</b>
<ol style="list-style-type: none"> <li>1. Ribbens, Understanding of Automotive electronics, 8<sup>th</sup> edition , Elsevier,2017</li> <li>2. Denton.T , Automobile Electrical and Electronic Systems, 5<sup>th</sup> edition, Routledge, 2017</li> <li>3. Denton.T , Advanced automotive fault diagnosis, 4<sup>th</sup> edition Routledge, 2016</li> </ol> <p><b>References</b></p> <ol style="list-style-type: none"> <li>1. Ronald K Jurgen, Automotive Electronics Handbook, 2nd Edition, McGraw-Hill,1999</li> <li>2. James D Halderman, Automotive electricity and Electronics, 5<sup>th</sup> edition, Pearson, 2016</li> <li>3. Allan Bonnick, Automotive Computer Controlled Systems Diagnostic Tools and Techniques, Elsevier Science,2001</li> <li>4. Nicholas Navet , Automotive Embedded System Handbook ,2009</li> </ol>	

 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #: FMCD2005</b>	<b>Rev: 1.0</b>
	<b>Title: Curriculum structure semester wise          Electronics and Communication Engineering</b>		<b>Page 54 of 89</b> <b>Year:</b>

<b>Program: VI Semester Bachelor of Engineering (Electronics &amp; Communication Engineering)</b>		<b>Teaching Hours</b>
<b>Course Title: Computer Communication Networks</b>	<b>Course Code: 17EECC306</b>	
<b>L-T-P: 4-0-0</b>	<b>Credits: 4</b>	<b>Contact Hours: 4 Hrs/week</b>
<b>ISA Marks:50</b>	<b>ESA Marks: 50</b>	<b>Total Marks: 100</b>
<b>Teaching Hours: 50Hrs</b>	<b>Examination Duration: 3 Hrs</b>	
<b>Content</b>		<b>Hrs</b>
<b>Unit - 1</b>		
<b>Chapter No. 1. Computer Networks and the Internet</b>		08 hrs
What is Internet?The Network Edge, the network Core,delay -loss—throughput in packet switched networks. Protocol layers (OSI layers) and their service models,networks under attack.		
<b>Chapter No. 2. Application Layer</b>		12 hrs
Principles of network applications,the web and HTTP,DHCP, file transfer-FTP,electronic mail in the internet,DNS,peer-to-peer applications,socket programming-creating network applications		
<b>Unit - 2</b>		
<b>Chapter No. 3. Transport Layer</b>		10 hrs
Introduction and transport-layer services-relationship between transport and network layers - overview of the transport layer in the internet, multiplexing and de multiplexing, connectionless transport: UDP, principles of reliable data transfer, connection oriented transport TCP, TCP congestion control.		
<b>Chapter No. 4. Network layer</b>		10 hrs
Introduction, virtual circuit and datagram networks, what’s inside router? The Internet protocol (IP): forwarding and addressing in the internet, routing algorithms, routing in the internet, broadcast and multi cast routing.		
<b>Unit - 3</b>		
<b>Chapter No. 5. The link layer: Links, Access networks, and LANs</b>		10 hrs
Introduction to the link layer, error-detection and correction techniques, multiple access links and protocols, switched local area networks, link virtualization: A network as a link layer, data center networking, retrospective: A day in the life of a web page request.		
<b>Text Book</b>		
1. Kurose&Ross,ComputerNetworkingATop-DownApproach,6 <sup>th</sup> editionPEARSON,2013.		
<b>References</b>		
1. LarryL. Peterson&BruceS.Davie,ComputerNetworks:ASystemsApproach,5 <sup>th</sup> edition, Elsevier, 2011		
2. Behrouz A. Forouzan, Data Communication and Networking,Paperback, 5 <sup>th</sup> edition, TMG,2017		

 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #: FMCD2005</b>	<b>Rev: 1.0</b>
	<b>Title: Curriculum structure semester wise          Electronics and Communication Engineering</b>		<b>Page 55 of 89</b> <b>Year:</b>

<b>Program: VI Semester Bachelor of Engineering (Electronics &amp; Communication Engineering)</b>			<b>Teaching Hours</b>
<b>Course Title: Communication Systems II</b>		<b>Course Code: 21EECC307</b>	
<b>L-T-P: 3-0-0</b>	<b>Credits: 3</b>	<b>Contact Hours: 3 Hrs/week</b>	
<b>ISA Marks: 50</b>	<b>ESA Marks: 50</b>	<b>Total Marks: 100</b>	
<b>Teaching Hours: 42Hrs</b>	<b>Examination Duration: 3 Hrs</b>		
<b>Content</b>			
<b>Unit – I</b>			<b>Hours</b>
<b>Chapter 01. Quantization and Coding techniques:</b> Quantization, PCM, quantization noise and SNR, robust quantization, DPCM, DM, ADM, coding speech at low bit rates, applications, Binary data formats			<b>06 Hrs</b>
<b>Chapter 02. Digital Modulation Techniques :</b> Digital Modulation formats, Coherent binary modulation techniques, Coherent quadrature modulation techniques. Non-coherent binary modulation techniques, Comparison of Binary and Quaternary Modulation techniques. M-ary Modulation Techniques, effect of ISI, Bit versus Symbol error probability, Synchronization and applications			<b>10 Hrs</b>
<b>Unit – II</b>			
<b>Chapter 03. Base band shaping for data transmission:</b> Base-Band Shaping for Data Transmission, Discrete PAM signals, power spectra of discrete PAM signals. ISI, Nyquist's criterion for distortion less base-band binary transmission, correlative coding, eye pattern, base-band M-ary PAM systems, and adaptive equalization for data transmission.			<b>06 Hrs</b>
<b>Chapter 04. Detection and Estimation:</b> Gram-Schmidt Orthogonalization procedure, geometric interpretation of signals, response of bank of correlators to noisy input, Detection of known signals in noise, probability of error, correlation receiver, matched filter receiver, detection of signals with unknown phase in noise, estimation: concept and criteria, maximum likelihood estimation.			<b>08 Hrs</b>
<b>Chapter 05. Introduction to Information Theory:</b> Basics of Information, Discrete communication channels.			<b>02 Hrs</b>
<b>Unit - III</b>			
<b>Chapter 06. Information Theory: Information Theory:</b> Introduction, Measure of information, Average information content of symbols in long independent sequences, Average information content of symbols in long dependent sequences.			<b>08 Hrs</b>

 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #:</b> FMCD2005	<b>Rev:</b> 1.0
<b>Title:</b> Curriculum structure semester wise <b>Electronics and Communication Engineering</b>		<b>Page 56 of 89</b> <b>Year:</b>	

**Text Book:**


1. Simon Haykin, Digital communications, John Wiley, 2006
2. K. Sam Shanmugam, Digital and analog communication systems, John Wiley, 2006

**Reference Book:**


1. Simon Haykin, An introduction to Analog and Digital Communication, John Wiley, 2003

<b>Program: VI Semester Bachelor of Engineering (Electronics &amp; Communication Engineering)</b>		
<b>Computer Communication Networks Laboratory Experiments(17EECP303)</b>		
<b>ISA Marks: 80</b>	<b>ESA Marks: - 20</b>	<b>Total Marks: 100</b>
<b>Teaching Hours:</b> <b>24Hrs</b>	<b>Examination Duration:-</b>	<b>Contact Hours: 2 Hrs/week</b>
<p><b>List of Experiments</b></p> <ol style="list-style-type: none"> <li>1. Introduction to Hardware components and Ethernet LAN setup.</li> <li>2. Introduction to socket programming</li> <li>3. Implementation of FTP</li> <li>4. Implementation of error control techniques.</li> <li>5. Implementation of flow control ARQs</li> <li>6. Introduction to Network operating system.</li> <li>7. Subnet design</li> <li>8. VLAN setup</li> <li>9. OSPF and RIP configuration and performance analysis</li> <li>10. eBGP and iBGP configuration and performance analysis</li> </ol>		
<p><b>Text Book</b></p> <ol style="list-style-type: none"> <li>1. Kurose &amp; Ross, Computer Networking A Top-Down Approach, 6<sup>th</sup> edition PEARSON, 2013.</li> </ol>		
<p><b>References</b></p> <ol style="list-style-type: none"> <li>1. Cisco networking academy, <a href="https://www.netacad.com/">https://www.netacad.com/</a></li> <li>2. Juniper networking academy, <a href="https://learningportal.juniper.net/">https://learningportal.juniper.net/</a></li> </ol>		



 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #: FMCD2005</b>	<b>Rev: 1.0</b>
<b>Title: Curriculum structure semester wise          Electronics and Communication Engineering</b>		<b>Page 57 of 89</b>	<b>Year:</b>

<b>Program: VI Semester Bachelor of Engineering (Electronics &amp; Communication Engineering)</b>		
<b>Automotive Electronics Laboratory Experiments(17EECP304)</b>		
<b>ISA Marks: 80</b>	<b>ESA Marks: - 20</b>	<b>Total Marks: 100</b>
<b>Teaching Hours: 24Hrs</b>	<b>Examination Duration:-</b>	<b>Contact Hours: 2 Hrs/week</b>
<b>List of Experiments</b> <ol style="list-style-type: none"> <li>1. Demonstration of cut section modules: Engine, Transmission , Steering, Braking, Suspension - Automobile dept.</li> <li>2. Electronic engine control system: Injection and Ignition control system Transmission trainer modules</li> <li>3. Modeling a vehicle motion on a flat surface during hard acceleration, deceleration and steady acceleration.</li> <li>4. Simulation and modeling of a system and realization on the hardware platform.</li> <li>5. Modeling Seat belt warning system, and Vehicle speed control based on the gear input.</li> <li>6. EGAS modeling and simulation using Simulink and realization on the hardware platform.</li> <li>7. Interior lighting control modeling with state flow.</li> <li>8. Gear input transmission over CAN bus using ARM Cortex m3 and signal analysis using CANalyzer/BusMaster software.</li> <li>9. Realize Steer by wire system using model based design.</li> <li>10. Realize cruise application using model based design</li> </ol>		
<b>Text Books</b> <ol style="list-style-type: none"> <li>1. Ribbens, Understanding of Automotive electronics, 6th , Elsevier,2003</li> <li>2. Denton.T , Automobile Electrical and Electronic Systems, 5<sup>th</sup> edition, Routledge, 2017</li> </ol>		

 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #:</b> FMCD2005	<b>Rev:</b> 1.0
<b>Title:</b> Curriculum structure semester wise Electronics and Communication Engineering		<b>Page 58 of 89</b>	<b>Year:</b>

<b>Laboratory Title: Minor Project</b>	<b>Lab. Code: 17EECW302</b>
<b>Total Hours: 70</b>	<b>Duration of Exam: Hours: 2</b>
<b>Total Exam Marks: 50</b>	<b>Total ISA. Marks: 50</b>

Application Areas are,

- Smart City
- Connected Cars
- Home Automation
- Health care
- Smart energy
- Agriculture

**Guide lines for selection of a project:**

1. The project needs to encompass the concepts learnt in a subject/s studied in the previous five semesters, so that the student will learn to integrate, the knowledge base acquired to provide a solution to the defined problem statement of the minor-projects.
2. Student can select a project which leads to a product or model or prototype.
3. Time plan: Effort to do the project should be between 120-150 Hrs per team, which includes self study of an individual member (80-100 Hrs) and team work (40-50hrs).
4. Learning overhead should be 20-25% of total project development time.

\*

**Criteria for group formation :**

1. 3-4 students in a team.
2. Role of teammates: Team lead and members.

**Allocation of Guides and Mentors for the projects:**


Every Project batch will be allocated with one faculty.

**Details of the project batches:**

1. Number of faculty members : 64
2. Number of students: 278

**Role of a Guide**

The primary responsibility of the guide is to help students to understand the meaning and need of various stages in the implementation of the project. At every stage of the project development, guide should help towards its successful completion as per the predefined standards.

 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #: FMCD2005</b>	<b>Rev: 1.0</b>
	<b>Title: Curriculum structure semester wise          Electronics and Communication Engineering</b>		<b>Page 59 of 89</b> <b>Year:</b>


### **How student should carry out a project:**

1. Define the problem
2. Specify the requirements
3. Specify the design in the understandable form (Block Diagram, Flowchart, Algorithm, etc)
4. Analyze the design
5. Select appropriate simulation tool and development board for the design.
6. Implement the design
7. Optimize the design and generate the results with optimized design.
8. Result representation and analysis
9. Prepare a document and presentation.

### **Report Writing**


1. The format for report writing should be downloaded from  
ftp://10.3.0.3/minorprojects
2. The report needs to be shown to guide and committee for each review.

<b>Course Title: Analog Circuit Design</b>		<b>Course Code: 17EECE301</b>
<b>L-T-P-SS: 3-0-0-0</b>	<b>Credits: 3</b>	<b>Contact Hours: 3</b>
<b>CIE Marks: 50</b>	<b>SEE Marks: 50</b>	<b>Self-Study : --</b>
<b>Teaching Hours: 40</b>	<b>Examination Duration: 3 hours</b>	<b>Total Marks: 100</b>
<b>UNIT I</b>		
<b>1. Basic MOS Device Physics:</b> General considerations, MOS I/V characteristics, second order effects and MOS device models.		04
<b>2. Current Mirrors: Basic</b> current Mirror, Widlar, Cascode and Wilson Current Mirrors.		04
<b>3. Single Stage Amplifiers:</b> CS, CG, CD, Cascode and Folded Cascode. Frequency response curves		08
<b>UNIT II</b>		
<b>4. Differential Amplifiers:</b> Differential Amplifier, 5 pack differential Amplifier, CMRR, PSRR		05
<b>5. Op-Amp:</b> Performance parameters, Two stage (7-pack) Op-amp, Slew rate, PSRR , Noise in		05

 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #: FMCD2005</b>	<b>Rev: 1.0</b>
	<b>Title: Curriculum structure semester wise          Electronics and Communication Engineering</b>		<b>Page 60 of 89</b> <b>Year:</b>

Op-amps	06
<b>6. Compensation Technique:</b> Nyquist stability Criterion, Gain and Phase margins, Compensation of Two stage op-amp and Dominant pole compensation technique.	04
<b>UNIT III</b>	
<b>7. Reference Circuits:</b> Current reference, startup circuits, Bandgap reference circuit, Current mode Bandgap reference.	04
<b>8. Comparators:</b> Basic Comparator architecture, non-idealities-offset error, bandwidth consideration, Dynamic comparator,	
<b>Text Books</b>	
1. B Razavi ‘Design of Analog CMOS Integrated Circuits’ First Edition McGraw Hill 2001 2. Phillip. E. Allen, Douglas R. Holberg, “CMOS Analog circuit Design” Oxford University Press, 2002. 3. Baker, Li, Boyce, “CMOS: Circuit Design, Layout and Simulation”, Prentice Hall of India, 2000	
<b>Reference Books</b>	
1. N. Weste and K. Eshraghian, Principles of CMOS VLSI Design, Addison Wesley. 1985. 2. J. Rabaey, Digital Integrated Circuits: A Design Perspective, Prentice Hall India, 1997	


Course Title: Advanced Digital Logic Design	Course code: 17EECE302	
L-T- P: 0-0-3	Credits: 03	Contact Hrs: 04hrs/week
CIE Marks: 100	SEE Marks: 00	Total Marks: 100
Teaching Hrs: 16hrs Lab Hrs: 24 hrs		
<b>Chapter No. 1.</b> Digital Integrated Circuits Challenges in digital design, Design metrics, Cost of Integrated circuits, ASIC , Evolution of SoC ASIC Flow Vs SoC Flow, SoC Design Challenges. Introduction to CMOS Technology, PMOS & NMOS Operation, CMOS Operation principles, Characteristic curves of CMOS, CMOS Inverter and characteristic curves, Delays in inverters, Buffer Design, Power dissipation in CMOS, CMOS Logic, Stick diagrams and Layout diagrams. Setup time, Hold Time, Timing Concepts.	8 hrs	
<b>Chapter No. 2.</b> Digital Building Blocks Decoder, encoder, code converters, Priority encoder, multiplexer, demultiplexer, Comparators, Parity check schemes, Multiplexer, De-multiplexer, Pass Transistor Logic, application of multiplexer as a multi-purpose logical element. Asynchronous and synchronous	6 hrs	

 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #: FMCD2005</b>	<b>Rev: 1.0</b>
	<b>Title: Curriculum structure semester wise          Electronics and Communication Engineering</b>		<b>Page 61 of 89</b> <b>Year:</b>

up-down counters, Shift registers. FSM Design, Mealy and Moore Modelling, Adder & Multiplier concepts, Memory Concept	
<b>Chapter No. 3.</b> Logic Design Using Verilog Evolution & importance of HDL, Introduction to Verilog, Levels of Abstraction, Typical Design Flow, Lexical Conventions, Data Types Modules, Nets, Values, Data Types, Comments, arrays in Verilog, Expressions, Operators, Operands, Arrays, memories, Strings , Delays , parameterized designs Procedural blocks, Blocking and Non-Blocking Assignment, looping, flow Control, Task, Function, Synchronization, Event Simulation. Need for Verification, Basic test bench generation and Simulation	10 hrs
<b>Chapter No. 4.</b> Principles of RTL Design Verilog Coding Concepts, Verilog coding guide lines: Combinational, Sequential, FSM. General Guidelines, Synthesizable Verilog Constructs, Sensitivity List, Verilog Events, RTL Design Challenges, Clock Domain Crossing. Verilog modeling of combinational logic and sequential logic	8 hrs
<b>Chapter No. 5.</b> Design and simulation of Architectural building blocks Basic Building blocks design using Verilog HDL: Arithmetic Components – Adder, Subtractor, and Multiplier design, Data Integrity – Parity Generation circuits, Control logic – Arbitration, FSM Design – overlapping and non-overlapping Mealy and Moore state machine design	8 hrs
<b>Reference Books:</b> <ol style="list-style-type: none"> <li>Digital Design by Morris Mano M, 4th Edition.</li> <li>Verilog HDL: A Guide to Digital Design and Synthesis by Samir Palnitkar, 2nd Edition.</li> <li>Principles of VLSI RTL Design: A Practical Guide by Sapan Garg, 2011.</li> </ol>	
<b>Tools:</b> Questa Sim, NC Verilog, NC Sim, CVER + GTKWave, VCSMX, Modelsim for Verilog	


Course Title: <b>Internet of Things</b>	Course Code: <b>17EECE307</b>
Total Contact Hours: <b>3</b>	Duration of ESA: <b>3 Hours</b>
ISA Marks: <b>50</b>	ESA Marks: <b>50</b>

Content	Hrs
<b>Unit - 1</b>	
<b>Chapter No. 1. Introduction to IoT</b> Defining IoT, Characteristics of IoT, What is the IoT and why is it important? Elements of an IoT ecosystem.	6 hrs

 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #:</b> FMCD2005	<b>Rev:</b> 1.0
<b>Title:</b> Curriculum structure semester wise <b>Electronics and Communication Engineering</b>		<b>Page 62 of 89</b>	<b>Year:</b>

Technology and business drivers. IoT applications, trends and implications. Physical design of IoT, Logical design of IoT, Functional blocks of IoT, Communication models & APIs	
<b>Chapter No. 2. IoT Architecture: State of the Art</b> History of IoT, M2M – Machine to Machine, Web of Things, IoT protocols <b>Applications:</b> Remote Monitoring & Sensing, Remote Controlling, Performance Analysis.	4 hrs
<b>Unit - 2</b>	
<b>Chapter No. 3. IoT Communication :</b> The Layering concepts , IoT Communication Pattern, IoT protocol Architecture, The 6LoWPAN, Security aspects in IoT	4 hrs
<b>Chapter No. 4. IoT Application Development:</b> <b>Application Protocols</b> MQTT, REST/HTTP, CoAP, MySQL	6 hrs
<b>Unit - 3</b>	
<b>Chapter No. 5. Case Study &amp; advanced IoT Applications:</b> IoT applications in home, infrastructures, buildings, security, Industries, Home appliances, other IoT electronic equipment's. Use of Big Data and Visualization in IoT, Industry 4.0 concepts.	6 hrs


<p><b><u>Hands-on Lab</u></b>  <b><u>Arduino, Android and AWS based Experiments</u></b></p> <ol style="list-style-type: none"> <li>1. AWS Setup and instance creation.</li> <li>2. Controlling LEDs blinking pattern through UART/WiFi</li> <li>3. Simple photocell to measure the ambient light level</li> <li>4. Controlling LEDs blinking pattern through PHP web server.</li> <li>5. Temperature measurement through ADC and WiFi</li> <li>6. Controlling and interacting with basic actuators (relay).</li> <li>7. Android Application development.</li> <li>8. Controlling of Arduino embedded system using Android App.</li> <li>9. Motor Speed control using Embedded board and NodeMCU</li> </ol> <p><b><u>Lua Programming Based Experiments</u></b></p> <ol style="list-style-type: none"> <li>1. Introduction to Lua programming</li> <li>2. Controlling inbuilt LED of ESP8266</li> <li>3. Controlling Motion Sensor using NodeMCU module.</li> </ol>
---

 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #:</b> FMCD2005	<b>Rev:</b> 1.0
	<b>Title:</b> Curriculum structure semester wise <b>Electronics and Communication Engineering</b>		<b>Page 63 of 89</b> <b>Year:</b>

<ol style="list-style-type: none"> <li>4. Using ESP8266 as Webserver           <ol style="list-style-type: none"> <li>a. Understanding HTML Tags.</li> <li>b. Understanding Request.</li> <li>c. Reading Parameter Values.</li> <li>d. Controlling LED.</li> </ol> </li> <li>5. ThingSpeak Cloud - Data Visualization           <ol style="list-style-type: none"> <li>a. Working with Temperature &amp; Humidity Sensor</li> <li>b. Working with ThingSpeak Cloud</li> <li>c. Posting &amp; Analyzing Sensor Data on ThingSpeak Cloud</li> <li>d. ThingSpeak Cloud - Mobile App</li> </ol> </li> </ol> <p><b>Working with MQTT/HTTP</b></p> <ol style="list-style-type: none"> <li>1. Introduction to Cloud MQTT</li> <li>2. MQTT - Wireless Communication between two ESP boards</li> <li>3. Controlling LED using voice commands - HTTP to MQTT Bridge</li> </ol>
--

Course Title: <b>Information Theory and Coding</b>	Course Code: 21EECE308
Total Contact Hours: <b>40</b>	Duration of ESA Hours: 3 hours
ESA Marks: <b>50</b>	ISA Marks: <b>50</b>

Content	Hrs
<b>Unit - 1</b>	
<b>Chapter 01. Review of information theory:</b> Basics of Information, Measure of information, Entropy.	02 Hrs
<b>Chapter 02. Discrete Channels:</b> Discrete memory less Channels, Mutual information, Channel Capacity, Differential entropy and mutual information for continuous ensembles, Channel capacity Theorem.	08 Hrs
<b>Chapter 03. Source Coding:</b> Encoding of the source output, Shannon's encoding algorithm. Source coding theorem, Binary, ternary and quaternary <b>Huffman coding</b> , <b>Construction of instantaneous codes.</b>	08 Hrs
<b>Unit - 2</b>	
<b>Chapter 04. Introduction to Error Control Coding:</b> Introduction, Types of errors, examples, Types of codes Linear Block Codes: Matrix description, Error detection and correction, Standard arrays and table look up for decoding, <b>Generation of Hamming Codes.</b>	06 Hrs

 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #:</b> FMCD2005	<b>Rev:</b> 1.0
	<b>Title:</b> Curriculum structure semester wise Electronics and Communication Engineering		<b>Page 64 of 89</b> <b>Year:</b>

<b>Chapter 05. Binary Cycle Codes:</b> Algebraic structures of cyclic codes, Encoding using an (n-k) bit shift register, Systematic codes, <b>non systematic codes</b> , Error detection and error correction ( <b>Syndrome calculation</b> ) circuits.	05 Hrs
<b>Chapter 06. Convolutional codes:</b> Convolution Codes, Time domain approach. Transform domain approach. Systematic Convolution codes, <b>Maximum Likelihood Decoding of Convolutional codes</b> .	05 Hrs
<b>Unit - 3</b>	
<b>Chapter 07. Coding for burst error correction and other types of codes:</b> Burst and random error correcting codes, cyclic codes and convolutional codes for bursts error correction, <b>Reed soloman codes, Cyclic redundancy codes, Golay codes, Shortened cyclic codes, Burst error correcting codes. Burst and Random Error correcting codes.</b>	08 Hrs

**Text Book (List of books as mentioned in the approved syllabus)**

1. K. Sam Shanmugam, Digital and analog communication systems, John Wiley, 1996
2. Simon Haykin, Digital communication, John Wiley, 2003


**References**

1. Ranjan Bose, ITC and Cryptography, TMH(reprint 2007), 2002
2. Glover and Grant, Digital Communications , 2, Pearson, 2008
3. D Ganesh Rao, K N Haribhat, Digital Communications, Sanguine, 2009

Course Title: <b>Embedded Intelligent Systems</b>		Course Code: 17EECE310
L-T-P: 0-0-3	Credits: 3	Contact Hrs: <b>6hrs/week</b>
ISA Marks: 80	ESA Marks: 20	Total Marks: 100
Teaching Hrs: 60	Exam Duration: 3 hrs	

<b>Unit - I</b>		
<b>1</b>	<b>Basics of embedded systems</b> Linux Application Programming, System V IPC, . Linux Kernel Internals and Architecture , Kernel Core , Linux Device Driver Programming, Interrupts & Timers , Sample shell script, application program, driver source build and execute	<b>10 hrs</b>
<b>2</b>	<b>Heterogeneous computing</b> Basics of heterogeneous computing with various hardware architectures designed for specific type of tasks, Advanced heterogeneous computing with a. Introduction to Parallel programming b.GPU programming ( OpenCL). Open standards for heterogeneous computing (Openvx) , Basic OpenCL examples - Coding, compilation and execution	<b>12 hrs</b>
<b>Unit - II</b>		




 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #: FMCD2005</b>	<b>Rev: 1.0</b>
	<b>Title: Curriculum structure semester wise          Electronics and Communication Engineering</b>		<b>Page 65 of 89</b> <b>Year:</b>

<b>3</b>	<b>ML Frameworks with the target device</b> Caffe, tensorflow, TF Lite machine learning frameworks & architecture ,Model parsing, feature support and flexibility ,Supported layers , advantages and disadvantages with each of these frameworks, Android NN architecture overview , Full stack compilation and execution on embedded device	<b>16 hrs</b>
<b>4</b>	<b>Model Development and Optimization</b> Significance of on device AI ,Quantization , pruning, weight sharing, Distillation ,Various pre-trained networks and design considerations to choose a particular pre-trained model ,Federated Learning , Flexible Inferencing	<b>8 hrs</b>
<b>Unit - III</b>		
<b>5</b>	<b>Android Anatomy</b> Android Architecture ,Linux Kernel , Binder , HAL Native Libraries , Android Runtime, Dalvik Application framework , Applications, IPC	<b>8 hrs</b>
<b>Text Books</b> <ol style="list-style-type: none"> <li>Linux System Programming , by Robert Love , Copyright © 2007 O'Reilly Media</li> <li>Heterogeneous Computing with OpenCL, 2nd Edition by Dana Schaa, Perhaad Mistry, David R. Kaeli, Lee Howes, Benedict Gaster , Publisher: Morgan Kaufmann</li> </ol>		
<b>Reference Books:</b> <ol style="list-style-type: none"> <li>Deep Learning , MIT Press book ,Goodfellow, Bengio, and Courville's</li> <li>Beginning Android , by Wei-Meng Lee , Publisher: Wrox , O'Reilly Media</li> </ol>		


#### Scheme for End Semester Assessment (ESA)

UNIT	Experiments to be set of 10 Marks Each	Chapter Numbers	Instructions
I	Project Examination	1,2,3,4,5	Project implementation and demonstration 20 marks

Course Code: 20EECE340	Course Title: <b>Multicore Architecture and Programming</b>		
L-T-P : 2-0-1	Credits: 3	Contact Hrs: 4Hr/week	
ISA Marks:50	ESA Marks: 50	Total Marks: 100	
Teaching Hrs: 52		Exam Duration: 3	

 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #: FMCD2005</b>	<b>Rev: 1.0</b>
	<b>Title: Curriculum structure semester wise          Electronics and Communication Engineering</b>		<b>Page 66 of 89</b> <b>Year:</b>

Content	Hrs
<b>Unit - 1</b>	
<b>Chapter No. 1: Introduction to Multicore</b> Drivers for Multicore Architectures: Low power, Performance/Throughput and need for memory bandwidth – Limits of single core computing – Moore’s law - Limits to Instruction Level Parallelism (ILP) – Power and heat dissipation issue – Increased amount of data to process – Evolution from traditional System-On-Chip (SoC) to MPSoCs (Multi processor System-On-Chips) - Need for Multicore controllers in Automotive domain	4hrs
<b>Chapter No. 2: Multicore Architecture</b> Dependent Multicore software and hardware architectures –Multicore hardware architecture overview: Heterogeneous and Homogenous Multicore hardware – Communication between hardware processing elements: Point-to-point connections, Shared buses, On-chip cross bar, Network-On-Chip (NoC) - Memory access in Multicore architectures: Symmetric Multi-Processing (SMP), Asymmetric Multi processing aka NUMA (Add pros and cons)– Multicore architecture specific to applications - Example Multicore hardware used in Automotive – Infineon Tricore series, ST devices	12hrs
<b>Unit - 2</b>	
<b>Chapter No. 3: Scheduling concepts and OS aspects</b> What is Scheduling? – Static and Dynamic Scheduling - Scheduling algorithms: Rate Monotonic Scheduling (RMS), Fixed priority preemptive scheduling, Round robin scheduling, Earliest deadline first, First come First serve – Process and threads - What is pre-emption? Why is it needed?- Types of Multicore Scheduling: Global, Semi-partitioned and Partitioned –OS for General purpose and Real time systems - Scheduling in Single core vs Scheduling in Multicore – Timing Jitter	10 hrs
<b>Chapter No. 4:Concurrency and Parallelism</b> Amdahl’s law – Need for Parallelism – Concurrency Fundamentals – Data parallelism, Functional Parallelism, loop Parallelism – Dependencies – Producer consumer`— Need for Synchronization, Loop dependencies–Shared resources – Caching aspects - Problems with no synchronization - Synchronization primitives – Semaphore, Mutex, spinlocks, Test and Set, Compare and swap–Synchronization related issues and how to avoid them: Data races, Livelocks, Deadlock, Non-atomic operations –	10hrs
<b>Unit - 3</b>	
<b>Chapter 5: Advanced Multicore topics – Introduction/Overview</b> Multicore timing analysis - Timing simulation: Why it is needed? – WCET (Worst Case Execution Time) analysis – Schedulability analysis – Additional challenges in Multicore - Tools used in automotive: Timing architect,ChronSIM, Sym TA/S- Deterministic behavior – Logical Execution Time (LET)	4hrs

 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #:</b> FMCD2005	<b>Rev:</b> 1.0
	<b>Title:</b> Curriculum structure semester wise <b>Electronics and Communication Engineering</b>		<b>Page 67 of 89</b> <b>Year:</b>

### References:

Highly Recommended: Real world Multicore embedded systems – Bryon Moyer  
 Highly Recommended for Embedded system and Real Time basics -Programming *Embedded Systems* with C and GNU Development Tools – Michael Barr

### References in the internet for Multicore timing analysis:

Why is timing analysis important: <http://embedded.cs.uni-saarland.de/publications/EnablingCompositionalityRTNS2016.pdf>

### Multicore timing simulation solutions:


<https://www.vector.com/int/en/events/global-de-en/webinars/2020/timing-analysis-for-multicore-ecus/>  
<https://www.rapitasystems.com/multicore-timing>  
<https://www.inchron.com/tool-suite/chronsim/>  
<https://www.absint.com/ait/symtas.htm>  
<https://www.danlawinc.com/wp-content/uploads/MC-BR-006-Multicore-Timing-Analysis-Solution-For-Aerospace-v3.pdf>

### Logical Execution Time (LET)

<https://ieeexplore.ieee.org/document/5577967>

<b>Course Code: 18EECE421</b>	<b>Course Title: OOPS using C++</b>	
L-T-P: 2-0-1	Credits: 3	Contact Hrs: 42
ISA: Marks: 80	ESA Marks: 20	Total Marks: 100
Teaching Hrs: 42		Exam Duration:

Content	Hrs
<b>Unit - 1</b>	
<b>Chapter 1: Fundamental concepts of object oriented programming:</b> Introduction to object oriented programming, Programming Basics (keywords, identifiers, variables, operators, classes, objects), Arrays and Strings Functions/ methods (parameter passing techniques),	04 hrs
<b>Chapter 2: OOPs Concepts:</b> Overview of OOPs Principles, Introduction to classes & objects ,Creation & destruction of objects, Data Members, Member Functions , Constructor & Destructor , Static class member, Friend class and functions, Namespace	08hrs

 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #: FMCD2005</b>	<b>Rev: 1.0</b>
<b>Title: Curriculum structure semester wise          Electronics and Communication Engineering</b>		<b>Page 68 of 89</b> <b>Year:</b>	

<b>Unit - 2</b>	
<b>Chapter 3: Inheritance:</b> Introduction and benefits, Abstract class, Aggregation: classes within classes Access Specifier, Base and Derived class Constructors, Types of Inheritance. Function overriding	8 hrs
<b>Chapter 4: Polymorphism:</b> Virtual functions, Friend functions, static functions, this pointer	6 hrs
<b>Unit - 3</b>	
<b>Chapter 5: Exception Handling:</b> Introduction to Exception, Benefits of Exception handling, Try and catch block, Throw statement, Pre-defined exceptions in C++, Writing custom Exception class	8 hrs
<b>Chapter 6: I/O Streams:</b> C++ Class Hierarchy, File Stream, Text File Handling, Binary File Handling Error handling during file operations, Overloading << and >> operators	6 hrs


### Books/References:

#### Text Book

1. Robert Lafore, "Object oriented programming in C++", 4<sup>th</sup> Edition, Pearson education, 2009.

#### References

1. Lippman S B, Lajorie J, Moo B E, C++ Primer, 5ed, Addison Wesley, 2013.
2. Herbert Schildt: The Complete Reference C++, 4th Edition, Tata McGraw Hill

 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #: FMCD2005</b>	<b>Rev: 1.0</b>
	<b>Title: Curriculum structure semester wise          Electronics and Communication Engineering</b>		<b>Page 69 of 89</b> <b>Year:</b>

**Batch 2018-22  
Semester: VII**


No	Code	Course	Category	L-T-P	Credits	Contact Hours	ISA	ESA	Total	Exam Duration
1	18EECC401	PC16: Wireless & Mobile Communication	PSC	3-0-0	3	3	50	50	100	3 hours
2	18EECE	PSE Elective 1	PSE	3-0-0	3	3	50	50	100	3 hours
3	18EECE	PSE Elective 2	PSE	3-0-0	3	3	50	50	100	3 hours
4	18EECE	PSE Elective 3	PSE	3-0-0	3	3	50	50	100	3 hours
6	18EECE	PSE Elective 4	PSE	3-0-0	3	3	50	50	100	3 hours
	20EECW401	P3: Senior Design Project	PW	0-0-6	6	12	50	50	100	3 hours
7	15EHSC402	CIPE	M	2-0-0		2	50	50	100	3 hours
<b>TOTAL</b>				<b>15-0-6</b>	<b>21</b>	<b>29</b>	<b>350</b>	<b>350</b>	<b>700</b>	

**ISA:** In Semester Assessment **ESA:** End Semester Assessment **L:** Lecture **T:** Tutorials **P:** Practical

HS (Humanities) = H; B(Basic Science) = B; ES(Engineering Science) = F; PC (Program Core) = C; EC(Any Elective) = E; PW(Project Work) = W; Research = R; Internship= I; Seminar = S; Colloquium = V; Self-study = Y; Special topic= T; Apprenticeship = A; Laboratory / Practical = P; Field Work = D; and Non-credit course = N.

**Semester: VII (2018-22 Batch)**

No	Code	Course: PSE: Elective	Category	L-T-P	Credits	Contact Hours	ESA	ISA	Total	Exam Duration
1.	19EECE416	Biosensor	PSE	0-0-3	3	3	-	100	100	3Hours
2.	18EECE418	Advanced Digital Logic Verification		0-0-3		6	-	100		
3.	18EECE410	Multimedia Communication		3-0-0		3	50	50		
4.	18EECE419	Physical Design-Analog		0-0-3		6	-	100		
5.	18EECE409	Design and Analysis of Algorithm		0-0-3		3	50	50		
6.	18EECE420	CMOS ASIC Design		0-0-3		6	-	100		
7.	18EECE405	Embedded Linux		0-0-3		3	50	50		
8.	18EECE411	Microwave &		3-0-0		3	50	50		

 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #: FMCD2005</b>	<b>Rev: 1.0</b>
	<b>Title: Curriculum structure semester wise          Electronics and Communication Engineering</b>		<b>Page 70 of 89</b> <b>Year:</b>

		Antennas									
9.	20EECE406	AUTOSAR		3-0-0		3	50	50			
10.	18EECE415	Cryptography & Network Security		3-0-0		3	50	50			
11.	19EECE403	Testing & Characterization		0-0-3		3	-	100			
12.	21EECE421	RF VLSI (New)		3-0-0		3	50	50			
13.	21EECE422	Speech Processing(New)		3-0-0		3	50	50			
14.	21EECE423	CAD for VLSI(New)		3-0-0		3	50	50			
15.	21EECE424	System on Chip Design(New)		3-0-0		3	50	50			
16.	21EECE425	Computer Graphics		0-0-3		3	-	100			

### Semester: VIII


No	Code	Course	Category	L-T-P	Intern-ship	Credits	Contact Hours	ISA	ESA	Total	Exam Duration
1	18EECE	PSE Elective 5	PSE	3-0-0	6-0-0	3	3	50	50	100	3 hours
2	18EECE	Open Elective 1	OE	3-0-0		3	3	50	50	100	3 hours
3	20EECW402	Project Work	PRJ	0-0-11		11	22	50	50	100	3 hours
<b>TOTAL</b>				<b>6-0-11</b>		<b>17</b>	<b>28</b>	<b>150</b>	<b>150</b>	<b>300</b>	

**Internship- Training: 18EECI493 – 0-0-6, ISA: 80 ESA: 20**

**Internship- Project: 20EECW494-- 0-0-11, ISA: 50 ESA: 50**

**ISA:** In Semester Assessment **ESA:** End Semester Assessment **L:** Lecture **T:** Tutorials **P:** Practical

HS (Humanities) = H; B(Basic Science) = B; ES(Engineering Science) = F; PC (Program Core) = C; EC(Any Elective) = E; PW(Project Work) = W; Research = R; Internship= I; Seminar = S; Colloquium = V; Self-study = Y; Special topic= T; Apprenticeship = A; Laboratory / Practical = P;Field Work = D; and Non-credit course = N.

 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #: FMCD2005</b>	<b>Rev: 1.0</b>
	<b>Title: Curriculum structure semester wise          Electronics and Communication Engineering</b>		<b>Page 71 of 89</b> <b>Year:</b>

<b>Program: VII Semester Bachelor of Engineering (Electronics &amp; Communication Engineering)</b>		
<b>Course Code: 18EECC401</b>	<b>Course Title: Wireless &amp; Mobile Communication</b>	
<b>L-T-P-SS: 3-0-0-0</b>	<b>Credits: 3</b>	<b>Contact Hrs: 40</b>
<b>CIE Marks: 50</b>	<b>SEE Marks: 50</b>	<b>Total Marks: 100</b>
<b>Teaching Hrs: 40</b>		<b>Exam Duration: 3 hrs</b>


Content	Hrs
<b>Unit - 1</b>	
Chapter 01 Radio Propagation Free space propagation model, Relating power to electric field., Relation, ground reflection, scattering, Practical link budget design using path loss model, Outdoor propagation models, Signal penetration into buildings, Ray tracking and site specific modeling, Small scale Multipath measurements, Parameters of mobile Multipath channels, Types of small scale fading.	16
<b>Unit - 2</b>	
Chapter 02 Diversity techniques Concept of Diversity branch and signal paths, Combining and switching methods, C/N, C/I performance improvements, RAKE receiver.	4
Chapter 03 Cellular concept Frequency reuse, Channel assignment strategies, Handoff strategies, Interference and system capacity, Trucking and grade of service, Improving coverage, Capacity in cellular systems, FDMA, TDMA, Pseudo noise sequences, notion of spread spectrum, processing gain and Jamming margin, direct sequence spread spectrum, frequency hop spread spectrum ,Spread spectrum multiple access, SDMA packet radio. Capacity of cellular systems.	12
<b>Unit - 3</b>	
Chapter 04 Personal Mobile satellite Communications Integration of GEO, LEO satellite, MEO satellite, Terrestrial mobile systems and Personal satellite communication programs.	4
Chapter 05 CDMA system implementation IS-95 system architecture, Soft handoff, Power control in IS-95 CDMA, CDMA 2000 system.	4

**Text Book (List of books as mentioned in the approved syllabus)**

1. T.S. Rapport, Wireless Communication, 2, Pearson Education, 2002


**References**

1. Kamil O Feher, Wireless digital communications: Modulation and spread spectrum Techniques, Prentice Hall of India, 2004
2. Vijay K Garg, IS\_95 CDMA and cdma 2000, Pearson publication pvt. Ltd, 2004
3. Xiaodong Wang and Vincent Poor, wireless Communicating system: Advanced Techniques for signal Reception, Pearson publication pvt. Ltd, 2004

 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #:</b> FMCD2005	<b>Rev:</b> 1.0
	<b>Title: Curriculum structure semester wise</b> <b>Electronics and Communication Engineering</b>		<b>Page 72 of 89</b> <b>Year:</b>


		<b>Teaching Hours</b>
<b>Course Title: Multimedia Communication</b>		<b>Course Code: 18EECE410</b>
<b>L-T-P-SS: 2-0-1-0</b>	<b>Credits: 3</b>	<b>Contact Hours: 3 Hrs/week</b>
<b>CIE Marks: 50</b>	<b>SEE Marks: 50</b>	<b>Total Marks: 100</b>
<b>Teaching Hours: 42Hrs</b>	<b>Examination Duration: 3 Hrs</b>	
<b>Unit I</b>		
<b>Chapter 1:</b> Introduction to Multimedia: Multimedia and Hyper media, WWW, overview of multimedia software tools.		02Hrs
<b>Chapter 2:</b> Graphics and Image representation: Graphics / Image data types, Popular file formats.		02Hrs
<b>Chapter 3:</b> Fundamental concepts in video: Types of video signals, analog video, digital video.		06Hrs
<b>Chapter 4:</b> Basics of digital audio: Digitization of sound, MIDI, Quantization and transmission of audio.		05Hrs
<b>Unit II</b>		
<b>Chapter 4:</b> Lossless compression algorithms: Introduction, run-length coding, variable length coding, dictionary based coding, arithmetic coding, lossless image compression.		05Hrs
<b>Chapter 5:</b> Lossy compression algorithms: Introduction, distortion measures, quantization, transform coding, wavelet based coding, wavelet packets, embedded zero tree of wavelet coefficients.		06Hrs
<b>Chapter 6:</b> Image compression standards: The JPEG standard, The JPEG2000 standard, The JPEG-LS standard, Bi level image compression standard.		06Hrs
<b>Unit III</b>		
<b>Chapter 7:</b> Basics video compression techniques: Overview, video compression based on motion compensation, H.261		08Hrs
<b>Chapter 8:</b> Overview of MPEG-1, 2 4 and 7.		02Hrs
<b>Text Books</b>		
1. Ze-Nian Li & Mark S Drew, “Fundamentals of multimedia”, Pearson Education, 2004.		
<b>References</b>		
1. Ralf Steinmetz & Kalra Nahrstedt , “Multimedia: Computing, Communication & Applications”, Pearson Education, 2004		
2. K R Rao, Zoran S Bojkovic, Dragord A Milovanvic, Pearson education, “Multimedia communication systems: Techniques, Standards, & Networks”,. Second Indian reprint, 2004.		



 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #:</b> FMCD2005	<b>Rev:</b> 1.0
	<b>Title:</b> Curriculum structure semester wise <b>Electronics and Communication Engineering</b>		<b>Page 73 of 89</b> <b>Year:</b>


<b>Course Code: 18EECE403</b>		<b>Course Title: MEMS</b>	
<b>L-T-P:</b> 5	<b>Microsystems Fabrication Processes:</b> Physical Vapor Deposition (PVD), Etching.	<b>Chemical Vapor Deposition (CVD), Physical Vapor Deposition (PVD), Etching.</b>	<b>Contact Hrs: 40</b>
<b>CIE Marks: 50</b>	<b>SEE Marks: 50</b>	<b>Total Marks: 100</b>	<b>05</b>
<b>6</b>	<b>Micro-manufacturing:</b> Bulk Micro-manufacturing, Surface Micromachining, The LIGA Process.	<b>Exam Duration: 3 hrs</b>	<b>05</b>
<b>Text Book:</b>			<b>Hrs</b>
<b>MEMS and Microsystems – Design and Manufacture”,</b> <b>Unit 1</b> Ian Hsu, TMH Edition 2002.			
<b>References:</b>			
"Microsystem Design MEMS and Microsystems", Kluwer Academic Publishers, 2001. "Foundations of MEMS", Shang Li, Pearson Edition 2012. "RF MEMS Theory, Design and Test", John Wiley & Sons Publications, 2003.			<b>05</b>
<b>2</b>	<b>Working principles of Microsystems</b> Micro-sensors: Acoustic wave sensor, Biomedical Sensors and Biosensors, Chemical Sensors Optical Sensors, Pressure Sensors, Thermal Sensors. Micro-actuation: Actuation Using Thermal Forces, Shape Memory Alloys (SMA), Piezoelectric Crystals and Electrostatic Forces. Applications of Micro-actuators: Micro-grippers, Micro-motors, Micro-valves, Micro-pumps. Micro-accelerometers, Micro-fluidics, Numerical Problems.		<b>10</b>
<b>Unit II</b>			
<b>3</b>	<b>Scaling laws in miniaturization:</b> Introduction to scaling, Scaling in Geometry, Rigid-Body Dynamics, Electrostatic Forces, Electromagnetic Forces, Electricity, Fluid Mechanics, Heat Transfer, Numerical problems.		<b>10</b>
<b>4</b>	<b>Materials for MEMS and Microsystem:</b> Substrate and Wafers, Active Substrate Materials, Silicon as Substrate Material, Silicon Compounds, Silicon Piezo resistors, Gallium Arsenide, Quartz, Piezoelectric Crystals, Polymers, Packaging Materials.		<b>05</b>

<b>Course Title: Physical Design-Analog</b>		<b>Course code: 18EECE419</b>	
<b>L-T-P: 0-0-3</b>		<b>Credits: 03</b>	<b>Contact Hrs: 06hrs/week</b>
<b>CIE Marks: 100</b>		<b>SEE Marks: 00</b>	<b>Total Marks: 100</b>
<b>Teaching Hrs: 16hrs</b>			
<b>Lab Hrs: 24 hrs</b>			
<b>Chapter No 1.</b> Standard cell Layout creation Layout Practice Sessions (DRC/LVS Dirty layout), Understanding verification errors, Error debugging skills, Hands on experience of using layout editor, Quality of the layout, Half DRC rules, Mega module creation.			<b>8 hrs</b>
<b>Chapter No 2.</b> Analog layout Importance of performance in Analog layout, Importance of floor planning and placement, Attributes need to be taken care during routing stage, Introduction to DRC, LVS, Density and RCX.			<b>8 hrs</b>

 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #: FMCD2005</b>	<b>Rev: 1.0</b>
			<b>Title: Curriculum structure semester wise</b> <b>Electronics and Communication Engineering</b>


<b>Chapter No 3.</b> Matching and Guard rings, Matching: Introduction to mismatch concepts, Causes for mismatch, Types of mismatch, Rules for matching, Activities. Guard ring : What is guard ring, Usage of guard ring	6 hrs
<b>Chapter No 4.</b> Reliability issues Introduction to failure mechanism, Causes of reliability issues, Process enhancement techniques and Layout considerations to reduce reliability issues	8 hrs
<b>Chapter No 5.</b> Physical design of amplifier and buffer Applying the studied concepts and doing layout, Prioritising the constraints given, Quality checks, Buddy reviews and implementations, Documentation	10 hrs
<b>Reference:</b> The Art of Analog Layout – Alan Hastings CMOS IC layout – Dan Clien IC Layout Basics – Chris saint and Judy saint	

		<b>Teaching Hours</b>	
Course Title: Digital Image Processing			Course Code: 18EECE414
L-T-P-SS: 2-0-1-0	Credits: 3		Contact Hours: 3 Hrs/week
CIE Marks: 50	SEE Marks: 50		Total Marks: 100
Teaching Hours: 42Hrs	Examination Duration: 3 Hrs		

 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #:</b> FMCD2005	<b>Rev: 1.0</b>
	<b>Title: Curriculum structure semester wise</b> <b>Electronics and Communication Engineering</b>		<b>Page 75 of 89</b> <b>Year:</b>

<b>Unit I</b>	
<b>Chapter 1:</b> Introduction 2D systems, mathematical preliminaries- FT, Z-transform, Optical and Modulation transfer functions (OTF and MTF).	04Hrs
<b>Chapter 2:</b> Image perception Light, luminance, brightness, contrast, MTF of the visual system, visibility function, monochrome vision models, Image fidelity criteria, colour representation, colour models.	04Hrs
<b>Chapter 3:</b> Image sampling and quantization 2D sampling theory, limitations in sampling and reconstruction, quantization, optimal quantizer, compandor and visual quantization.	07Hrs
<b>Unit II</b>	
<b>Chapter 4:</b> Image transforms 2D orthogonal and unitary transforms, DFT, DCT, DST, Hadamard, Harr, Slant, KLT transforms.	10Hrs
<b>Chapter 5:</b> Image enhancement Histograms modeling, spatial operations, transform operations, multispectral image enhancement, color image enhancement.	07Hrs
<b>Unit III</b>	
<b>Chapter 6:</b> Image filtering and restoration Image observation models, Inverse and wiener filtering, fourier domain filters. Smoothing splines and interpolation. SVD and iterative methods. Maximum entropy restoration, Bayesian methods, co-ordinate transformation and geometric corrections. Blind deconvolution.	10Hrs
<b>Text Books</b> 1. A.K. Jain, "Fundamentals of Digital Image Processing", Pearson Education (Asia) Pvt. Ltd	
<b>References</b> 1. Rafael C. Gonzalez, Richard E. Woods, "Digital Image Processing", Pearson Education (Asia) Pvt. Ltd 2. Rafael C. Gonzalez, Richard E. Woods and Steven L Edidins. "Digital Image Processing Using Matlab", Pearson Education (Asia) Pvt. Ltd	

Course Code: 18EECE415	Course Title: Cryptography and Network Security	
L-T-P-SS: 3-0-0-0	Credits: 3	Contact Hrs: 42
CIE Marks: 50	SEE Marks: 50	Total Marks: 100

 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #:</b> FMCD2005	<b>Rev: 1.0</b>
	<b>Title: Curriculum structure semester wise</b> <b>Electronics and Communication Engineering</b>		<b>Page 76 of 89</b> <b>Year:</b>

Teaching Hrs: 42		Exam Duration: 3 hrs
------------------	--	----------------------


Content	Hrs
<b>Unit - 1</b>	
<b>Chapter No. 1. Overview</b> Introduction, Services, Mechanisms and attacks of OSI architecture, Model	2 hrs
<b>Chapter No. 2: Introduction to Finite Fields</b> Groups, Rings and fields. Modular Arithmetic, Euclid’s Algorithm, Extended Euclid’s algorithm, Finite fields of the form GF (p), Finite fields of the form GF(2n) , Polynomial arithmetic, Euler’s and format’s theorem, Chinese remainder theorem	4 hrs
<b>Chapter No. 3: Classical Encryption techniques</b> Symmetric cipher model, substitution technique, Transposition Techniques	5 hrs
<b>Chapter No. 4: Block Ciphers and DES</b> Design and principles of Block Ciphers,DES, Strength of DES, Block Cipher Modes of Operation	5 hrs
<b>Unit - 2</b>	
<b>Chapter No. 5: Advanced Encryption Standards</b> Evaluation Criterion of AES, AES Encryption and AES Decryption	4 hrs
<b>Chapter No. 6: Public Key Cryptography and RSA:</b> Design and principles, Concept of confidentiality and Authentication, RSA algorithm, Other Public Key Crypto Systems, Key Management, Diffie Hellman Key Exchange, Elliptic curve Cryptography	6 hrs
<b>Chapter No. 7: Message Authentication and Hash Functions:</b> Message Authentication codes, Hash functions, Security of Hash and MAC functions	3 hrs
<b>Chapter No. 8: Digital Signature, Authentication and Hash Functions</b> Authentication Protocols, Digital signature Standard, DSS Algorithm	3 hrs
<b>Unit - 3</b>	
<b>Chapter No. 9. Electronic Mail Security:</b> Pretty good privacy, Data Compression, PGP random number generator	3 hrs
<b>Chapter No. 10. IP Security &amp; Web Security</b> IP security Architecture, Security Associations, Key management , Web security Considerations,Secure Socket layer, Transport layer security, secure electronic transactions	7 hrs

**Text Book (List of books as mentioned in the approved syllabus)**

1. William Stallings, Cryptography and Network Security-Principles and practices, 3rd, PHI, 2003
2. Atul Kahate , Cryptography and Network Security , TMH, 2003
3. Behrouz A. Forouzan, Cryptography and Network Security, TMH, 2007


**References**

1. Koeblitz, Introduction to Number theory and Cryptography , Springer, 0000

 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #:</b> FMCD2005	<b>Rev: 1.0</b>
	<b>Title: Curriculum structure semester wise</b> <b>Electronics and Communication Engineering</b>		<b>Page 77 of 89</b> <b>Year:</b>

2. Bruce Schneider, Applied Cryptography, 2nd , John Wiley, 2001
3. Eric Maiwad, Fundamentals of Network security, 2nd , TMH, 2002


		Teaching Hours	
<b>Course Title: Embedded Linux</b>		<b>Teaching Hours</b>	
<b>Course Code: 18EECE405</b>			
<b>L-T-P-SS: 3-0-0-0</b>	<b>Credits: 3</b>		<b>Contact Hours: 3 Hrs/week</b>
<b>CIE Marks: 50</b>	<b>SEE Marks: 50</b>		<b>Total Marks: 100</b>
<b>Teaching Hours: 42Hrs</b>	<b>Examination Duration: 3 Hrs</b>		
<b>Unit I</b>			
<b>Chapter 1: Introduction to Embedded Linux :</b> A Brief History of Linux -Benefits of Linux -Acquiring and Using Linux -Examining Linux Distributions - Devices and Drives in Linux-Components: Kernel, Distribution, Sawfish, and Gnome.		04 Hrs	
<b>Chapter 2: Overview of Embedded Linux :</b> Overview: Development-Kernel architectures and device driver model- Embedded development issues-Tool chains in Embedded Linux-GNU Tool Chain (GCC,GDB, MAKE, GPROF & GCONV)- Linux Boot process.		06 Hrs	
<b>Chapter 3: System Management and user interface</b> Boot sequence-System loading, sys linux, Lilo, grub-Root file system-Binaries required for system operation-Shared and static Libraries overview-Writing applications in user space-GUI environments for embedded Linux system		06 Hrs	
<b>Unit II</b>			
<b>Chapter 4: File system in Linux:</b> File system Hierarchy-File system Navigation -Managing the File system –Extended file systems-INODE-Group Descriptor-Directories-Virtual File systems- Performing File system Maintenance - Locating Files –Registering the File systems- Mounting and Un-mounting –Buffer cache-/proc file systems-Device special files		06 Hrs	
<b>Chapter 5:Configuration:</b> Configuration, Compilation & Porting of Embedded Linux-Examining Shells -Using Variables - Examining Linux Configuration Script Files -Examining System Start-up Files -Creating a Shell Script		04 Hrs	
<b>Chapter 6: Process management and Inter process communication:</b> Managing Process and Background Processes -Using the Process Table to Manage Processes - Introducing Delayed and Detached Jobs - Configuring and Managing Services -Starting and Stopping Services -Identifying Core and Non-critical Services -Configuring Basic Client Services - Configuring Basic Internet Services –Working with Modules. IPC-Benefits of IPC- Basic concepts-system calls-creating pipes-creating a FIFO-FIFO operations- IPC identifiers-IPC keys-IPCS commands- Message queues-Message buffer-Kernel Ring Buffer		08 Hrs	

 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #: FMCD2005</b>	<b>Rev: 1.0</b>
	<b>Title: Curriculum structure semester wise          Electronics and Communication Engineering</b>		<b>Page 78 of 89</b> <b>Year:</b>

semaphores-semtools-shared memory semtools- signals-sockets		
<b>Unit III</b>		
<b>Chapter 7: Linux device drivers</b> Devices in Linux- User Space Driver APIs- Compiling, Loading and Exporting- Character Devices- Tracing and Debugging- Blocking and Wait Queues- Accessing Hardware- Handling Interrupts- Accessing PCI hardware- USB Drivers- Managing Time- Block Device Drivers- Network Drivers- Adding a Driver to the Kernel Tree.		08 Hrs
<b>Text Books</b>		
2. Embedded Linux –Hardware, Software and Interfacing - Craig Hollabaugh, Addison-Wesley Professional, 2002 3. Embedded / Real-Time Systems: Concepts, Design and Programming Black Book, New ed (MISL-DT) Paperback – 12 Nov 2003.		
<b>References</b>		
3. Building Embedded Linux Systems, Karim Yaghmour, First edition, April 2003. 4. Embedded Linux- John Lombardo, Newriders.com		

Course Code: 18EECE409	Course Title: Design and Analysis of Algorithms	
L-T-P: 2-1-2(3-0-2)	Credits: 3	Contact Hrs: 50
ISA Marks: 50	ESA Marks: 50	Total Marks: 100
	Semester: III	Exam Duration: 3 hrs

Content	Hrs
<b>Unit - 1</b>	
<b>Chapter No. 1 : Framework for Analysis of Algorithm Efficiency</b> Analysis Framework, Asymptotic Notations and Basic Efficiency Classes, Mathematical Analysis of Non-Recursive Algorithms, Mathematical Analysis of Recursive Algorithms.	<b>4</b>
<b>Chapter No 2: Trees and Graphs</b> Overview of Trees. AVL Trees. Red – Black Trees. Graphs, DFS and its applications, BFS and its applications. Topological Sorting. Shortest path algorithms. Minimum Spanning Tree.	<b>8</b>
<b>Chapter No 3 : Hashing</b> Direct Address Table, Hash Table, Hash Function, Collision Resolution Techniques.	<b>3</b>
<b>Unit - 2</b>	
<b>Chapter No 4 : Substring Matching and Sorting Techniques.</b> Brute-force method, Boyer-Moore – Hoorspool Algorithm, Knuth-Morris-Pratt Algorithm, Bubble sort, selection sort. Divide and Conquer: insertion sort, merge sort, quick sort and heap sort	<b>8</b>

 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #:</b> FMCD2005	<b>Rev:</b> 1.0
	<b>Title:</b> Curriculum structure semester wise <b>Electronics and Communication Engineering</b>		<b>Page 79 of 89</b> <b>Year:</b>

<b>Chapter No 5: Greedy Technique</b> Introduction, Interval Scheduling, Proof Strategies, Huffmann Coding, 0/1 knapsack	2
<b>Chapter No 6: Dynamic Programming</b> Introduction and Definition. Memorization, Fibonacci Series, Edit Distance, Longest Increasing Subsequence, Longest Common Subsequence, Matrix multiplication, Coin Change problem, Subset Sum problem.	5
<b>Unit - 3</b>	
<b>Chapter No 7 : Backtracking</b> Introduction. N-Queens Problem, Generating string permutation, Hamiltonian Cycle.	5
<b>Chapter No 8 : Branch and Bound</b> Introduction. Travelling Salesman problem, Job Assignment Problem.	5


**Text Books:**

1. Data Structures with C -- Seymour Lipschutz, Schaum's Outline Series
2. Introduction to Design and Analysis of Algorithms – Anany Levitin 3<sup>rd</sup> Edition

**Reference Books:**

1. Introduction to Algorithms – Thomas H. Cormen 3<sup>rd</sup> edition
2. Data Structures, Algorithms and Applications In C++ -- Satraj Sahani
3. Data Structures and Algorithms Made Easy – Narshiman Karumunchi, Career Monk


Course Title: <b>Advanced Digital Logic Verification</b>	Course code: 18EECE418	
L-T- P: 0-0-3	Credits: 03	Contact Hrs: 06hrs/week
CIE Marks: 100	SEE Marks: 00	Total Marks: 100
Teaching Hrs: 16hrs Lab Hrs: 24 hrs		
<b>Chapter No. 1. Verification Concepts:</b> Concepts of verification, importance of verification, Stimulus vs Verification, functional verification, test bench generation, functional verification approaches, typical verification flow, stimulus generation, direct testing, Coverage: Code and Functional coverage, coverage plan.	8 hrs	
<b>Chapter No. 2. Language Constructs System Verilog constructs:</b> Data types: two-state data, strings, arrays: queues, dynamic and associative arrays, Structs, enumerated types. Program blocks, module, interfaces, clocking blocks, modports.	6 hrs	
<b>Chapter No. 3. Classes &amp; Randomization SV Classes:</b> Language evolution, Classes and objects, Class Variables and Methods, Class instantiation, Inheritance, and encapsulation, Polymorphism. Randomization: Directed Vs Random Testing. Randomization: Constraint Driven Randomization.	10 hrs	
<b>Chapter No. 4. Assertions &amp; Coverage Assertions:</b> Introduction to Assertion based verification, Immediate and concurrent assertions. Coverage driven verification: Motivation, Types of coverage,	8 hrs	

 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #:</b> FMCD2005	<b>Rev:</b> 1.0
	<b>Title: Curriculum structure semester wise</b> <b>Electronics and Communication Engineering</b>		<b>Page 80 of 89</b> <b>Year:</b>

Cover Group, Cover Point, Cross Coverage, Concepts of Binning and event sampling.	
<b>Chapter No. 5. Building Testbench:</b> Layered testbench architecture. Introduction to Universal Verification Methodology, Overview of UVM Base Classes and simulation phases in UVM and UVM macros. Unified messaging in UVM, UVM environment structure, Connecting DUT- Virtual Interface	8 hrs
References: 1. System Verilog LRM 2. Chris Spear, Gregory J Tumbush - SystemVerilog for verification - a guide to learning the testbench language features - Springer, 2012 3. Step-by-Step Functional Verification with SystemVerilog and OVM by Sasan Iman SiMantis Inc. Santa Clara, CA Spring 2008 <b>Tools:</b> Questa Sim, NC Verilog, NC Sim, CVER + GTKWave, VCSMX, Modelsim for Verilog	

Course Title: <b>CMOS ASIC Design</b> <b>(PD-Digital)</b>	Course code: 18EECE420	
L-T- P: 0-0-3	Credits: 03	Contact Hrs: 06hrs/week
CIE Marks: 100	SEE Marks: 00	Total Marks: 100
Teaching Hrs: 16hrs Lab Hrs: 24 hrs		
<b>Chapter No. 1. Introduction:</b> Design of combinational and sequential logic gates in CMOS. Layout and characterization of standard cells. Verilog for representing gate level netlists.	8 hrs	
<b>Chapter No. 2. Timing Analysis:</b> Sequential circuit timing and static timing analysis. Cell and net delays and cross-talk. Rationale and implementation of scan chains for testing standard-cell based logic circuits. Timing Verification: Setup Timing Check, Hold Timing Check, Timing across Clock Domains	10hrs	
<b>Chapter No. 3: Physical design</b> Physical design of standard-cell based CMOS ASICs: scan insertion, placement, and clock tree synthesis and routing. Netlist transformations at each step of the physical design process. Net parasitic and parasitic extraction. Use of PLLs for clock generation and de-skew.	12 hrs	
<b>Chapter No. 4.</b> Standard Data formats: Standard data formats for representing technology and design: LEF, Liberty, SDC, DEF and SPEF. Clock gating and power gating for reduction of device power consumption. Design for reliability: electro- migration, wire self heat and ESD checks and fixes.	6 hrs	
<b>Chapter No. 5.</b> Packaging An overview of package design and implementation and system level timing.	4 hrs	
Reference Books: 1. The Design & Analysis of VLSI Circuits, L. A. Glassey & D. W. Dobbepahl, Addison Wesley Pub Co. 1985.		



 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #:</b> FMCD2005	<b>Rev:</b> 1.0
	<b>Title:</b> Curriculum structure semester wise <b>Electronics and Communication Engineering</b>		<b>Page 81 of 89</b> <b>Year:</b>

2. H. Bhatnagar, Advanced ASIC Chip Synthesis Using Synopsys Design Compiler Physical Compiler and PrimeTime, 2nd edition, 2001.
3. Static Timing Analysis for Nanometer Designs A Practical Approach, J. Bhasker • Rakesh Chadha, □ Springer Science+Business Media, LLC 2009

Tools: Cadence Innovous, Encounter

<b>Course Code:</b> 18EECE411	<b>Course Title:</b> Microwave & Antenna	
<b>L-T-P:</b> 3-0-0	<b>Credits:</b> 03	<b>Contact Hrs:</b> 40
<b>CIE Marks:</b> 50	<b>SEE Marks:</b> 50	<b>Total Marks:</b> 100
<b>Teaching Hrs:</b> 50		<b>Exam Duration:</b> 03 hrs


Content	Hrs
<b>Unit - 1</b>	
<b>Chapter No. 1. Microwave Vacuum Tube Devices</b> Introduction , Reflex Klystron , Problems	<b>04</b>
<b>Chapter No. 2. Microwave components</b> Directional couplers, Circulators, Magic T, Isolator, s-Matrix and Attenuators	<b>08</b>
<b>Unit - 2</b>	
<b>Chapter No. 3. Antenna Parameters</b> Introduction, Basic antenna parameters ,Pattern, Beam width, Radiation intensity, Beam efficiency, Directivity, Gain, Aperture, Effective height, Polarization, Antenna field zone, The radio communication link. Radiation resistance of Short electric dipole and half wave length antenna.	<b>10</b>
<b>Chapter No. 4. Sources and Arrays</b> Introduction, Point sources, Power patterns, Power theorem, Examples on power theorem, Directivity and beam width of point sources, Arrays of two isotropic point sources, Pattern multiplication, Linear array of n isotropic point sources of equal amplitude and spacing, Broad side array, End fire array.	<b>08</b>
<b>Unit - 3</b>	
<b>Chapter No. 5. Antenna practice</b> Yagi-Uda Antenna, Loop antenna, Horn antenna, Parabolic reflector, Helical antenna, Log periodic antenna, Mobile Station Antennas, Antennas for GPR : Pulse Bandwidth, Embedded Antennas, UWB Antennas for Digital Applications, The Plasma Antenna	<b>10</b>

**Text Book (List of books as mentioned in the approved syllabus)**

1. J.D.Kraus & Khan, MGH publication, "Antennas", 2006, third edition.
2. Samuel Y Liao, "Microwave Devices and Circuits", PHI Pearson Education, Third Edition.

**References**


2. F.E.Terman, "Electromagnetic and radio engineering" by, TMcH publication, second Edition.
3. E.C.Jordan', "Electromagnetic waves & radiating systems", PHI publication, second edition

 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b>	<b>Document #: FMCD2005</b>	<b>Rev: 1.0</b>
	<b>ISO 9001: 2008 – BVBCET</b>		
<b>Title: Curriculum structure semester wise</b>			<b>Page 82 of 89</b>
<b>Electronics and Communication Engineering</b>			<b>Year:</b>

4. C.A.Balnis, “Antenna theory and analysis and design” ,1999,third edition.
5. K.D.Prasad ,“Antenna and wave propagation” by ‘1990, first edition.
6. Annapura Das, Sisir K Das ,“Microwave engineering” , TMH Publications 2001.

Course Code: 19EECE416	Course Title: Biosensor	
L-T-P: 0-0-3	Credits: 3	Contact Hrs: 72
ISA Marks: 100	ESA Marks: --	Total Marks: 100
Teaching Hrs: 72		Exam Duration: 3 hrs

Content	Hrs
<b>Unit - 1</b>	
<b>Chapter No. 1. Basic Introduction to sensors</b> Introduction to sensors: fundamental characteristics such as Sensitivity, linearity, repeatability, hysteresis, drift. Sensing Principles: optical sensors, electrochemical sensors, micromechanical sensors, surface Plasmon sensors, colorimetric Sensors, acoustic sensors	5 hrs
<b>Chapter No. 2. Active Electrical Transducers</b> Thermoelectric transducers, thermoelectric phenomenon, common thermocouple systems, piezoelectric transducers, piezoelectric phenomenon piezoelectric materials, piezoelectric force transducers, piezoelectric strain, piezoelectric torque transducers, piezoelectric pressure transducers, piezoelectric acceleration transducers. Magnetostrictive transducers Magnetostrictive force transducers, Magnetostrictive acceleration transducers, Magnetostrictive torsion transducers, Hall Effect transducers, and application of Hall transducer. Electromechanical transducers-Tachometers, variable reluctance tachometers Electrodynamic vibration transducers, Electromagnetic pressure electromagnetic flowmeter. Photoelectric transducers-photoelectric phenomenon, photoelectric transducers, Photo volatile transducers, Photo emissive transducers. Electrochemical transducers- basics of electrode potentials, reference electrodes, indicator electrodes, measurement of PH, measurement of bioelectric signals.	10 hrs
<b>Unit - 2</b>	
<b>Chapter No. 3. Passive electrical transducer</b> Introduction, Resistive transducers- resistance thermometers, hot wire resistance transducers, Resistive displacement transducer, Resistive strain transducer, resistive pressure transducer, resistive optical radiation transducers. Inductive transducers-Inductive thickness transducers, Inductive displacement transducers, Movable core-type Inductive transducers, eddy current type Inductive transducers. Capacitive transducers-Capacitive thickness transducers, capacitive displacement transducers, capacitive moisture transducers Substrate and Wafers, Active Substrate Materials, Silicon as Substrate Material, Silicon Compounds, Silicon Piezo resistors, Gallium Arsenide, Quartz, Piezoelectric Crystals, Polymers, Packaging Materials.	5 hrs
<b>Chapter No. 4. Microfabrication Technology</b> Design of process flow for device fabrication for application in biology and medicine: Introduction to the Clean room and contaminants, Wafer cleaning processes (DI water, RCA, metallic impurities, etc.), Substrate materials: Silicon, polymer and PCB, Thermal oxidation: Wet and dry oxidation, thin film	10 hrs

 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #:</b> FMCD2005	<b>Rev:</b> 1.0
<b>Title:</b> Curriculum structure semester wise <b>Electronics and Communication Engineering</b>		<b>Page 83 of 89</b>	<b>Year:</b>


deposition techniques: PVD- DC and RF Magnetron Sputtering, thermal evaporation, e-beam evaporation, LPCVD, PLD. Types of masks: Hard and soft Lithography, Lithography – UV Photolithography, Soft lithography, additive manufacturing. Mask design and fabrication – Photo resists and mechanical mask such as stencils. Types of etching- Wet etching- anisotropic and Isotropic and dry etching RIE and DRIE. Device fabrication and inspection in the clean room.	
<b>Unit - 3</b>	
<b>Chapter No. 5. Biosensors</b> Introduction: Biosensors and its applications in health care, agriculture, drug discovery and environmental monitoring. Devices for biology and medicine: Microfluidic channels, flow cytometry/ sorting, microchip using electrophoresis, force measurement with cantilevers, micro engineered devices for medical therapeutics, blood pressure sensors, devices for drug delivery, and devices for minimally invasive surgery.	5 hrs
<b>Chapter No. 6. Biological components for detection</b> Enzymes, antigen-antibody reaction, biochemical detection of analysts, organelles, whole cell, receptors, DNA probe, pesticide detection, sensors for pollutant gases. Surface chemistry: Immobilization of biorecognition element, Antigen-Antibody functionalization, and assay labels including radioisotopes, fluorophores, dyes.	5 hrs

**Text Books (List of books as mentioned in the approved syllabus):**

1. Fundamentals of Microfabrication and Nanotechnology by Marc J. Madou, 3rd edition. Taylor and Francis group.
2. Transducers and Instrumentation – D.V.S. Murthy, 2nd Edn, PHI Ltd, 2010.
3. A.P.F. Turner, I. Karube & G.S. Wilson: Biosensors: Fundamentals & Applications, Oxford University Press, Oxford, 1987.


**References:**

1. Ernest O. Doebelin : Measurement Systems, Application and Design, McGraw-Hill, 1985.
2. Richard S.C. Cobbold : Transducers for Biomedical Measurements: Principles and Applications, John Wiley & Sons, 1974
3. John G. Webster (ed.) : Medical Instrumentation - Application and Design; Houghton Mifflin Co., Boston, 1992.
4. Stephen D. Senturia : "Micro system Design", Kluwer Academic Publishers, 2001


 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #: FMCD2005</b>	<b>Rev: 1.0</b>
	<b>Title: Curriculum structure semester wise          Electronics and Communication Engineering</b>		<b>Page 84 of 89</b> <b>Year:</b>

Course Code: 20EECE406	Course Title: AUTOSAR	
L-T-P : 3-0-0	Credits: 3	Contact Hrs: 3 Hours
ISA Marks: 50	ESA Marks: 50	Total Marks: 100
Teaching Hrs: 40		Exam Duration: 3


Content	Hrs
<b>Unit - 1</b>	
<b>Chapter No. 1: AUTOSAR Fundamentals</b> Evolution of AUTOSAR – Motivations and Objectives AUTOSAR consortium – Stake holders – work Packages, AUTOSAR Partnership, Goals of the partnership, Organization of the partnership, AUTOSAR specification, AUTOSAR Current development status, BSW Conformance classes: ICC1, ICC2, ICC3, and Drawbacks of AUTOSAR.	8 hrs
<b>Chapter No. 2: AUTOSAR layered Architecture</b> AUTOSAR Basic software, Details on the various layers , Details on the stacks Virtual Function Bus (VFB) Concept Overview of AUTOSAR Methodology , Tools and Technologies for AUTOSAR AUTOSAR Application Software Component (SW-C) ,Types of SW-components AUTOSAR Run Time Environment (RTE): RTE Generation Process: Contract Phase, Generation Phase, MCAL, IO HW Abstraction Layer, Partial Networking, Multicore, J1939 Overview, AUTOSAR Ethernet, AUTOSAR E2E Overview , AUTOSAR XCP, Metamodel , From the model to the process , Software development process.	7 hrs
<b>Unit - 2</b>	
<b>Chapter No. 3: Methodology of AUTOSAR and Communication in AUTOSAR</b> CAN Communication, CAN FD, CANape, Application Layer and RTE, intra and inter ECU communication, Client-Server Communication, Sender-Receiver, Communication, CAN Driver, Communication Manager (ComM), Overview of Diagnostics Event and Communication Manager	10 hrs
<b>Chapter No. 4: Overview about BSW constituents</b> BSW Constituents: Memory layer, COM and Services layer, ECU abstraction, AUTOSAR, Operating system, Interfaces: Standard interface, AUTOSAR standardized interface, BSW-RTE interface,(AUTOSAR interface), BSW-ECU hardware interface, Complex device drivers and BSW module configuration, AUTOSAR Integration.	5 hrs
<b>Unit - 3</b>	
<b>Chapter 5: MCAL and ECU abstraction Layer</b> Microcontroller Drivers, Memory drivers: on-chip and off chip drivers, IO drivers(ADC, PWM, DIO), Communication drivers: CAN driver, LIN drivers, Flexrfay	5 hrs
<b>Chapter 6: Service Layer</b> Diagnostic Event Manager, Function inhibits Manager, Diagnostic communication manager, Network management, Protocol data unit router, Diagnostic log and trace unit, COMM manager.	5 hrs
<b>Text Book (List of books as mentioned in the approved syllabus)</b> 1. Ronald K. Jurgen, Infotainment systems, 2007, SAE International, 2007	

 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #:</b> FMCD2005	<b>Rev: 1.0</b>
	<b>Title: Curriculum structure semester wise          Electronics and Communication Engineering</b>		<b>Page 85 of 89</b> <b>Year:</b>

Course Code: 21EECE421	Course Title: RF VLSI	
L-T-P : 3-0-0	Credits: 3	Contact Hrs: 3 Hours
ISA Marks: 50	ESA Marks: 50	Total Marks: 100
Teaching Hrs: 40		Exam Duration: 3
<b>Content</b>		<b>Hrs</b>
<b>Unit - 1</b>		
<b>Chapter No. 1: Basic concepts in RF Design</b>  Basic concepts in RF Design – harmonics, gain compression, desensitization, blocking, cross modulation, intermodulation, inter symbol interference, noise figure, Friis formula, sensitivity and dynamic range.		8 hrs
<b>Chapter No. 2: Receiver architectures</b>  Receiver architectures – heterodyne receivers, homodyne receivers, image-reject receivers, digital-IF receivers and subsampling receivers.		7 hrs
<b>Unit - 2</b>		
<b>Chapter No. 3: Transmitter architectures</b>  Transmitter architectures – direct-conversion transmitters, two-step transmitters; Low noise amplifier (LNA) – general considerations, input matching, CMOS LNAs		10 hrs
<b>Chapter No. 4: Mixers</b>  Down conversion mixers – general considerations, spur-chart, CMOS mixers		5 hrs
<b>Unit - 3</b>		
<b>Chapter 5: Oscillators</b>  Oscillators – Basic topologies, VCO, phase noise, CMOS LC oscillators; PLLs – Basic concepts, phase noise in PLLs, different architectures		10 hrs
<b>Text Books:</b>  Behzad Razavi, RF Microelectronics, Prentice Hall PTR, 1997 Thomas H. Lee, The design of CMOS radio-frequency integrated circuit, Cambridge University Press, 2006 Chris Bowick, RF Circuit Design, Newnes, 2007		

 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #: FMCD2005</b>	<b>Rev: 1.0</b>
	<b>Title: Curriculum structure semester wise          Electronics and Communication Engineering</b>		<b>Page 86 of 89</b> <b>Year:</b>

Course Code: 21EECE423		Course Title: CAD for VLSI	
L-T-P : 3-0-0		Credits: 3	Contact Hrs: 3 Hours
ISA Marks: 50		ESA Marks: 50	Total Marks: 100
Teaching Hrs: 40			Exam Duration: 3
<b>Content</b>			<b>Hrs</b>
<b>Unit - 1</b>			
<b>Chapter No. 1: Introduction</b> Introduction to VLSI design methodologies and supporting CAD environment. Schematic editors: Parsing: Reading files, describing data formats, Graphics & Plotting Layout. Layout Editor: Turning plotter into an editor. Layout language: Parameterized cells, PLA generators.			8 hrs
<b>Chapter No. 2: Silicon Compiler</b> Introduction to Silicon compiler, Data path, Compiler, Placement & routing, Floor planning.			7 hrs
<b>Unit - 2</b>			
<b>Chapter No. 3: Layout Analysis and Simulations</b> Layout Analysis: Design rules, Object based DRC, Edge based layout operations. Module generators. Simulation: Types of simulation, Behavioral simulator, logic simulator, functional simulator & Circuit simulator. Simulation Algorithms: Compiled code and Event-driven. Optimization Algorithms: Greedy methods, simulated annealing, genetic algorithm and neural models.			10 hrs
<b>Chapter No. 4: Testing ICs</b> Testing ICs: Fault simulation, Aids for test generation and testing. Computational complexity issues: Big Oh and big omega terms.			5 hrs
<b>Unit - 3</b>			
<b>Chapter 5: Recent Topics in CAD-VLSI</b> Recent topics in CAD-VLSI: Array compilers, hardware software co-design, high-level synthesis tools and VHDL modeling.			10 hrs
<b>Text Books:</b>  1. Stephen Trimberger," Introduction to CAD for VLSI", Kluwer Academic publisher, 2002			


 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b>	<b>Document #: FMCD2005</b>	<b>Rev: 1.0</b>
	<b>ISO 9001: 2008 – BVBCET</b> School of Electronics		
<b>Title: Curriculum structure semester wise</b> <b>Electronics and Communication Engineering</b>		<b>Page 87 of 89</b>	
		<b>Year:</b>	

2. Naveed Shervani, “Algorithms for VLSI physical design Automation”, Kluwer Academic Publisher, Second edition.

### Reference Books

1. Gaynor E. Taylor, G. Russell, “Algorithmic and Knowledge Based CAD for VLSI”, Peter peregrinus Ltd. London.
2. Gerez, “Algorithms VLSI Design Automation”, John Wiley & Sons.


Course Code: 21EECE424		Course Title: System on Chip Design	
L-T-P : 3-0-0		Credits: 3	Contact Hrs: 3 Hours
ISA Marks: 50		ESA Marks: 50	Total Marks: 100
Teaching Hrs: 40			Exam Duration: 3
<b>Content</b>			<b>Hrs</b>
<b>Unit - 1</b>			
<b>Chapter No. 1: Introduction</b> Introduction: Driving Forces for SoC - Components of SoC - Design flow of SoC Hardware/Software nature of SoC - Design Trade-offs - SoC Applications			5 hrs
<b>Chapter No. 2: System Level Design</b> System-level Design: Processor selection-Concepts in Processor Architecture: Instruction set architecture (ISA), elements in Instruction Handling-Robust processors: Vector processor, VLIW, Superscalar, CISC, RISC—Processor evolution: Soft and Firm processors, Custom Designed processors- on-chip memory.			10 hrs
<b>Unit - 2</b>			
<b>Chapter No. 3: On-chip bus and IP based design</b> Interconnection: On-chip Buses: basic architecture, topologies, arbitration and protocols, Bus standards: AMBA, Core Connect, Wishbone, Avalon - Network-on chip: Architecture topologies-switching strategies - routing algorithms flow control, Quality- of-Service- Reconfigurability in communication architectures. IP based system design: Introduction to IP Based design, Types of IP, IP across design hierarchy, IP life cycle, Creating and using IP - Technical concerns on IP reuse – IP integration - IP evaluation on FPGA prototypes.			10 hrs
<b>Chapter No. 4: SoC Implementation</b>			5 hrs

 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b>	<b>Document #: FMCD2005</b>	<b>Rev: 1.0</b>
	<b>ISO 9001: 2008 – BVBCET</b>		
<b>Title: Curriculum structure semester wise</b>		<b>Page 88 of 89</b>	
<b>Electronics and Communication Engineering</b>		<b>Year:</b>	

SOC implementation: Study of processor IP, Memory IP, wrapper Design - Real-time operating system (RTOS), Peripheral interface and components, High-density FPGAs - EDA tools used for SOC design.		
<b>Unit - 3</b>		
<b>Chapter 5: SoC Testing</b> SOC testing: Manufacturing test of SoC: Core layer, system layer, application layer- P1500 Wrapper Standardization-SoC Test Automation (STAT).		10 hrs
<p><b>Text Books:</b></p> <ol style="list-style-type: none"> <li>1. Michael J.Flynn, Wayne Luk, "Computer system Design: Systemon-Chip", Wiley-India, 2012.</li> <li>2. Sudeep Pasricha, Nikil Dutt, "On Chip Communication Architectures: System on Chip Interconnect", Morgan Kaufmann Publishers, 2008.</li> <li>3. W.H.Wolf, "Computers as Components: Principles of Embedded Computing System Design", Elsevier, 2008.</li> </ol> <p><b>Reference Books</b></p> <ol style="list-style-type: none"> <li>1. Patrick Schaumont "A Practical Introduction to Hardware/Software Co-design", 2nd Edition, Springer, 2012.</li> <li>2. Lin, Y-L.S. (ed.), "Essential issues in SOC design: designing complex systems-on-chip. Springer, 2006.</li> <li>3. Wayne Wolf, "Modern VLSI Design: IP Based Design", Prentice-Hall India, Fourth edition, 2009.</li> </ol>		

Course Code: 21EECE422		Course Title: Speech Processing	
L-T-P : 3-0-0	Credits: 3	Contact Hrs: 3 Hours	
ISA Marks: 50	ESA Marks: 50	Total Marks: 100	
Teaching Hrs: 40		Exam Duration: 3	
<b>Content</b>			<b>Hrs</b>
<b>Unit - 1</b>			
<b>Chapter No. 1: Introduction</b> Basic Concepts: Speech Fundamentals: Articulatory Phonetics – Production and Classification of Speech Sounds; Acoustic Phonetics – acoustics of speech production; Review of Digital Signal Processing concepts; Short-Time Fourier Transform, Filter-Bank and LPC Methods.			5 hrs
<b>Chapter No. 2: Speech Analysis</b> Features, Feature Extraction and Pattern Comparison Techniques: Speech distortion measures – mathematical and perceptual – Log Spectral Distance, Cepstral Distances, Weighted Cepstral Distances and Filtering, Likelihood Distortions, Spectral Distortion using a Warped Frequency Scale, LPC, PLP and MFCC Coefficients, Time Alignment and Normalization – Dynamic Time Warping, Multiple Time – Alignment			10 hrs



 <b>KLE</b> Technological University Creating Value Leveraging Knowledge Earlier known as <b>B. V. B. College of Engineering &amp; Technology</b>	<b>FORM</b> <b>ISO 9001: 2008 – BVBCET</b> School of Electronics	<b>Document #: FMCD2005</b>	<b>Rev: 1.0</b>
<b>Title: Curriculum structure semester wise          Electronics and Communication Engineering</b>		<b>Page 89 of 89</b>	<b>Year:</b>

<b>Paths.</b>		
<b>Unit - 2</b>		
<b>Chapter No. 3: Speech Modeling</b> Hidden Markov Models: Markov Processes, HMMs – Evaluation, Optimal State Sequence – Viterbi Search, Baum-Welch Parameter Re-estimation, Implementation issues	10 hrs	
<b>Chapter No. 4: Speech Recognition</b> Large Vocabulary Continuous Speech Recognition: Architecture of a large vocabulary continuous speech recognition system – acoustics and language models – n-grams, context dependent sub-word units; Applications and present status.	5 hrs	
<b>Unit - 3</b>		
<b>Chapter 5: Speech Synthesis</b> Text-to-Speech Synthesis: Concatenative and waveform synthesis methods, subword units for TTS, intelligibility and naturalness – role of prosody, Applications and present status.	10 hrs	
<p><b>Text Books:</b></p> <p>1.Lawrence Rabiner and Biing-Hwang Juang, “Fundamentals of Speech Recognition”, Pearson Education, 2003. 2.Daniel Jurafsky and James H Martin, “Speech and Language Processing – An Introduction to Natural Language Processing, Computational Linguistics, and Speech Recognition”, Pearson Education.</p> <p><b>Reference Books</b></p> <p>1.Steven W. Smith, “The Scientist and Engineer’s Guide to Digital Signal Processing”, California Technical Publishing.</p> <p>2.Thomas F Quatieri, “Discrete-Time Speech Signal Processing – Principles and Practice”, Pearson Education. 3.Claudio Becchetti and Lucio Prina Ricotti, “Speech Recognition”, John Wiley and Sons, 1999.</p> <p>4.Ben gold and Nelson Morgan, “Speech and audio signal processing”, processing and perception of speech and music, Wiley- India Edition, 2006 Edition.</p> <p>5.Frederick Jelinek, “Statistical Methods of Speech Recognition”, MIT Press.</p>		