

Course Title: Advanced Processor	Architectures	Course Code: 15EVEC704	
L-T-P: 4-0-0	Credits: 4	Contact Hours: 4	
CIE Marks: 50	SEE Marks: 50	Self Study :	
Teaching Hours: 50	Examination Duration: 3 hours	Total Marks: 100	
Chapter 1: Recapitulate ARM system Exceptions, Vector table. Text 1 (2.1,2.2,2.3,2.4,9.1,9.2,9.3,9.4),	m: ARM registers, Pipeline, Interrupts Text 2(chapter 2,chapter 11), Text 3(2)	.3,4.1,4.2,4.3)	8 hours
	riew: Data processing instructions, Braction, Program Status Register instruction		3 Hours
Chapter 3: Thumb instruction set r	eview: Thumb register usage, ARM-Thinstructions, Single register load store ns software interrupt instructions.		3 hours
Chapter 4: ARM Caches: The memo Coprocessor 15 and caches, Flushing and software performance. Text 1 (Chapter 12)	ry hierarchy and Cache memory, Cach cache memory, Cleaning cache memo	ry, Cache lockdown, Caches	3 hours
Demonstration of MPU system, Movin	otected regions, initializing the MPU, ing from MPU to MMU, How virtual me lookaside buffer, Domains and Memo 14.5,14.6,14.9)	mory works, Details of ARM	3 hours
Chapter 6: AMBA,AHB,APB,AXI: specification, A typical AMBA-based AMBA AHB operation, Basic transfer,	Overview of the AMBA specification I microcontroller, Terminology, Bus in Transfer type, Split and retry, Split trar, AMBA APB, APB specification, APB	nterconnection, Overview of insfers, AHB bus slave, AHB	3 hour
M4, Memory technology, memory typ	-Essentials: ARM 7,ARM 9,ARM 11, Cles: Embedded RAM, DRAM technologs R3 memory, Error correction code, Sto	gy, SDRAM, Generations of	8 hour
•	Boot Mode Selection & PIN Muxing, overview, U-Boot Architecture, U-B	•	5 hour
Chapter 9: Operating System-Key LTIB, Open Embedded, Platform Build	practical concepts, Part 1: Linux OS ler.	S Boot Flow, Build Systems:	4 hour
Driver Models, Linux: A Simple chara driver, Common Driver & Kernel API:		er, Flow of a network device	6 hour
digital bring up, Analog section bring u Text Books	Chris Wright, "ARM System Developer's	Guide", Elsevier 2005	4 hours



Course Title: Principles and	Practices of Engineering Education	Course Code: 15ECRC701
L-T-P: 2-0-1	Credits: 3	Contact Hours: 3
ISA Marks: 50	ESA Marks: 50	Total Marks: 100
Teaching Hours: 40	Examination Duration: 3 hrs	
2. Learning Styles and Th	of Teaching and Learning eories odels and Technology Enhanced Learning	8 Hours 8 Hours 8 Hours
 Assessment and Evalu Engineering Learning N 		8 Hours 8 Hours

Source Filler Bala Giraciare	es using C	Course Code: 17EVEC701	
L-T-P: 0-0-1	Credits: 1	Contact Hours: 2	
ISA Marks: 80	ESA Marks: 20	Total Marks: 100	
Teaching Hours: 25	Examination Duration: 3 hrs		
Chapter 01:C language feature Pointers revisited. Strings. Str.	ures uctures – Basics, Structures and fund	tions. Arrays of structures. Pointers	5 Hrs
	Structures, Unions and bit fields, Files		
Chapter 02:Stacks and Que			5 Hrs
	d Applications of stack. Definitions, rep	presentation and applications of	
	le queues, priority queue. Recursion		
Chapter 03:Lists	and an Parka I da California and a California	The state of the s	5 Hrs
	cular lists, definitions, representations		
	ition, addition of long integers. Linked	Stacks, Linked Queues	5 Hrs
Chapter 04:Trees Binary trees Definitions tray	versals (recursive and iterative version	s) Building and searching	SILIC
Threaded Binary trees, Trees		o, building and scarcining,	
	d tree sorts, Merge and radix sorts		5 Hrs
	a waa aana, maaga ama aaama aana		
Text Book			
1. Aaron M. Tenenbaum	ı, et al, Data Structures using C, II Edi		
 Aaron M. Tenenbaum Horowitz, Sahani, And 	ı, et al, Data Structures using C, II Edi derson-Feed, Fundamentals of Data S		
1. Aaron M. Tenenbaum			
 Aaron M. Tenenbaum Horowitz, Sahani, And University, 2008 			
Aaron M. Tenenbaum Horowitz, Sahani, And University, 2008 References	derson-Feed, Fundamentals of Data S	Structures in C, II Edition,	
 Aaron M. Tenenbaum Horowitz, Sahani, And University, 2008 References E Balaguruswamy, Th 	derson-Feed, Fundamentals of Data Son D	Structures in C, II Edition, Edition, PHI, 2010	
 Aaron M. Tenenbaum Horowitz, Sahani, And University, 2008 References E Balaguruswamy, Th Yashavant Kanetkar, 	derson-Feed, Fundamentals of Data S ne ANSI C programming Language, II Data Structures through C, II Edition,	Structures in C, II Edition, Edition, PHI, 2010 BPB public, 2010	
 Aaron M. Tenenbaum Horowitz, Sahani, And University, 2008 References E Balaguruswamy, Th Yashavant Kanetkar, 	derson-Feed, Fundamentals of Data S ne ANSI C programming Language, II Data Structures through C, II Edition, ehrouz A. Forouzan , Data Structures:	Structures in C, II Edition, Edition, PHI, 2010 BPB public, 2010	
 Aaron M. Tenenbaum Horowitz, Sahani, And University, 2008 References E Balaguruswamy, Th Yashavant Kanetkar, Richard F. Gilberg, Be II Edition, Course Te 	derson-Feed, Fundamentals of Data S ne ANSI C programming Language, II Data Structures through C, II Edition, ehrouz A. Forouzan , Data Structures:	Structures in C, II Edition, Edition, PHI, 2010 BPB public, 2010	
Aaron M. Tenenbaum Anount J. Horowitz, Sahani, Anount J. Horowitz, 2008 References	derson-Feed, Fundamentals of Data Sone ANSI C programming Language, II Data Structures through C, II Edition, ehrouz A. Forouzan, Data Structures: c, 2009	Etructures in C, II Edition, Edition, PHI, 2010 BPB public, 2010 A Pseudocode Approach With C,	
1. Aaron M. Tenenbaum 2. Horowitz, Sahani, And University, 2008 References 1. E Balaguruswamy, Th 2. Yashavant Kanetkar, 3. Richard F. Gilberg, Be II Edition, Course Te Lab: 1. Programs on Pointer of Programs on string has	derson-Feed, Fundamentals of Data Sone ANSI C programming Language, II Data Structures through C, II Edition, ehrouz A. Forouzan, Data Structures: c, 2009 concepts. andling functions, structures union Analysis	Etructures in C, II Edition, Edition, PHI, 2010 BPB public, 2010 A Pseudocode Approach With C,	
1. Aaron M. Tenenbaum 2. Horowitz, Sahani, And University, 2008 References 1. E Balaguruswamy, Th 2. Yashavant Kanetkar, 3. Richard F. Gilberg, Be II Edition, Course Te Lab: 1. Programs on Pointer of 2. Programs on string ha 3. Programming on files	derson-Feed, Fundamentals of Data Sone ANSI C programming Language, II Data Structures through C, II Edition, ehrouz A. Forouzan, Data Structures: c, 2009 concepts. andling functions, structures union Analysis	Etructures in C, II Edition, Edition, PHI, 2010 BPB public, 2010 A Pseudocode Approach With C,	
2. Horowitz, Sahani, And University, 2008 References 1. E Balaguruswamy, Th 2. Yashavant Kanetkar, 3. Richard F. Gilberg, Be II Edition, Course Te Lab: 1. Programs on Pointer of Programs on string has Programming on files 4. Programming on stace	derson-Feed, Fundamentals of Data Sone ANSI C programming Language, II Data Structures through C, II Edition, Phrouz A. Forouzan, Data Structures: c, 2009 concepts. andling functions, structures union Andling functions, structures union Andling functions.	Etructures in C, II Edition, Edition, PHI, 2010 BPB public, 2010 A Pseudocode Approach With C,	
1. Aaron M. Tenenbaum 2. Horowitz, Sahani, And University, 2008 References 1. E Balaguruswamy, Th 2. Yashavant Kanetkar, 3. Richard F. Gilberg, Be Il Edition, Course Te Lab: 1. Programs on Pointer of 2. Programs on string ha 3. Programming on files 4. Programs on implement	derson-Feed, Fundamentals of Data Sone ANSI C programming Language, II Data Structures through C, II Edition, ehrouz A. Forouzan, Data Structures: c, 2009 concepts. andling functions, structures union And the data structures entation of different queue data structures	Etructures in C, II Edition, Edition, PHI, 2010 BPB public, 2010 A Pseudocode Approach With C, d bit-files.	
1. Aaron M. Tenenbaum 2. Horowitz, Sahani, And University, 2008 References 1. E Balaguruswamy, Th 2. Yashavant Kanetkar, 3. Richard F. Gilberg, Be Il Edition, Course Te Lab: 1. Programs on Pointer of Programs on string ha 3. Programming on files 4. Programming on stac 5. Programs on implement 6. Programs on implement	derson-Feed, Fundamentals of Data Sone ANSI C programming Language, II Data Structures through C, II Edition, ehrouz A. Forouzan, Data Structures: c, 2009 concepts. andling functions, structures union And the data structures entation of different queue data structurentation of different types of Linked list	Etructures in C, II Edition, Edition, PHI, 2010 BPB public, 2010 A Pseudocode Approach With C, d bit-files.	
1. Aaron M. Tenenbaum 2. Horowitz, Sahani, And University, 2008 References 1. E Balaguruswamy, Th 2. Yashavant Kanetkar, 3. Richard F. Gilberg, Be II Edition, Course Te Lab: 1. Programs on Pointer of 2. Programs on string ha 3. Programming on files 4. Programming on stact 5. Programs on implement 6. Programs on implement 7. Programs on Implement	derson-Feed, Fundamentals of Data Sine ANSI C programming Language, II Data Structures through C, II Edition, ehrouz A. Forouzan, Data Structures: c, 2009 concepts. andling functions, structures union Andling functions at the contact of different queue data structure that ion of different types of Linked listentation of trees	Etructures in C, II Edition, Edition, PHI, 2010 BPB public, 2010 A Pseudocode Approach With C, d bit-files.	
1. Aaron M. Tenenbaum 2. Horowitz, Sahani, And University, 2008 References 1. E Balaguruswamy, Th 2. Yashavant Kanetkar, 3. Richard F. Gilberg, Be II Edition, Course Te Lab: 1. Programs on Pointer of 2. Programs on string ha 3. Programming on files 4. Programming on stact 5. Programs on implement 6. Programs on implement 7. Programs on Implement	derson-Feed, Fundamentals of Data Sine ANSI C programming Language, II Data Structures through C, II Edition, ehrouz A. Forouzan, Data Structures: c, 2009 concepts. andling functions, structures union And ks data structures entation of different queue data structurentation of different types of Linked listentation of trees and different sorting techniques.	Etructures in C, II Edition, Edition, PHI, 2010 BPB public, 2010 A Pseudocode Approach With C, d bit-files.	



- 10. Programming on hashing tables11. Design and implement stack queue data structures12. Design and implement linked list data structures
- **13.** Project



PG - VDES

Program: VLSI Design & Embedded Course Title: Analog and Digital Circ	<u> </u>	Course Code: 17EVEC70	າວ
Course Title: Analog and Digital Circ L-T-P: 2-0-1	Credits: 3	Contact Hours: 4)2
ISA Marks: 50+100	ESA Marks: 50	Total Marks: 200	
Teaching Hours:	Examination Duration: 3 hrs		1
MOSFET single-and multi-stage amplif applications. <u>Digital Circuits</u> Combinational Circuits: Adder, Sequential Circuits: Latches, Flip F Asynchronous counters.	tial circuits de circuits: clipping, clamping, rectifier. E iers, Feedback amplifier, Oscillator, Op-a encoder & decoder, MUX& Flops, Shift Registers, Design of Sy Stability criterion, Root locus, Bode plots	DEMUX, Comparator.	8 Hrs 8 Hrs
criterion.		, , , ,	8 Hrs
Tools: Simulink, MATLAB, Proteus, Reference Books:	, Pspics, Cadence, LabView, Microcap	, OrCAD	
 John M Yarbrough, Digital Logic Ap David A. Bell, Electronic Devices an Grey, Hurst, Lewis and Meyer, Ana 	•	2007 cuits, 4th edition.	
 Implement the RLC circuit to study Design an Amplifier using MOSFETA. To implement an amplifier with neg impedance; output impedance & ga Study of transformer-less Class B pefficiency Design an amplifier for an unity gai techniques to increase the input implement BCD adder Design and implement BCD adder Design and implement Ring and John Design and implement 8 bit ALU. 	T and determine its gain, input & output in pative feedback & show the effect of negation of the amplifier using MOSFET. Doush pull power amplifier and determination and high input impedance using MOSF appedance and verify the same. and Subtractor using 4 bit parallel adder ude comparator using 4- bit comparators.	mpedance. ative feedback on input on of its conversion FET. Suggest suitable	

Program: VLSI Design & Embedded Systems		Teaching
Course Title: Principle of Embedded Systems	Course Code: 17EVEC703	Hours



L-T-P: 0-0-2	Credits: 2	Contact Hours: 4 Hrs/week	
ISA Marks: 80	ESA Marks: 20	Total Marks: 100	
Teaching Hours: 42 Hrs	Examination Duration: 3 hr	s	
	of Embedded System, Majo	or Application Areas, Purpose of Embedded d Systems, Design Metric and Optimizing the	06 Hrs
	-processor fundamentals, up vand programmer model, Mer	vs uc, risc vs cisc, vonneumann vs Harvard, mory, Sensor and Actuators, Communication	08 Hrs
3. Low Level program	ming Concepts:		
Addressing Modes, Instruction Set and Assembly Language programming(ALP), Developing, Building, and Debugging ALP's			08 Hrs
4. Middle Level Progr	amming Concepts:		
Cross Compiler, Embedded C language implementation, programming, & debugging, Differences from ANSI-C, Memory Models, Use of directives, Functions, Parameter passing and return types			02 Hrs
5. On-Chip Peripheral	s Study, Programming, and	Application:	
Ports: Input/Output, Timers & Counters, UART, Interrupts			08 Hrs
6. External Interfaces	Study, Programming and Ap	oplications :	
LEDS, Switches(Momentary	type, Toggle type), Seven S rnal Multiplexing), LCD (8bit, 4	egment Display: (Normal mode, BCD mode, lbit, Busy flag, custom character generation),	10 Hrs

Text Books

- 1. Introduction to Embedded Systems 1E by Shibu K V.
- Kenneth J. Ayala; "The 8051 Microcontroller Architecture, Programming & Applications" 2e, Penram International, 1996 / Thomson Learning 2005
- Muhammad Ali Mazidi and Janice Gillespie Mazidi and Rollin D. McKinlay; "The 8051 Microcontroller and Embedded Systems – using assembly and C "- PHI, 2006 / Pearson, 2006

References

- 1. Embedded System Design: A Unified Hardware/Software Introduction Frank Vahid, Tony Givargis, John Wiley & Sons, Inc.2002
- Predko; "Programming and Customizing the 8051 Microcontroller" -, TMH
- Raj Kamal, "Microcontrollers: Architecture, Programming, Interfacing and System Design", Pearson Education, 2005

Program: VLSI Design & Embedded Systems			Teaching
Course Title: CMOS VLS	l Design	Course Code: 17EVEC704	Hours
L-T-P: 3-0-1	Credits: 4	Contact Hours: 6 Hrs/week	
ISA Marks: 50+100	ESA Marks: 50	Total Marks: 200	
Teaching Hours: 50 Hrs	Examination Duration: 3 hrs		
Chapter No. 1. Introduction to VLSI and IC fabrication technology VLSI Design Flow, Semiconductor Technology - An Overview, Czochralski method of growing Silicon, Introduction to Unit Processes (Oxidation, Diffusion, Deposition, Ion-implantation), Basic CMOS technology - Silicon gate process, n-Well process, p-Well process, Twin-tub Process, Oxide isolation. FinFET device, The root cause of short channel effects in twenty-first century MOSFETS, The thin body			15 hrs



MOSFET concept, The FinFET and a new scaling path for MOSFETs, Ultra thin body FET, Recent trends in fabrication technology.	
Chapter No. 2. DC Analysis of CMOS logic gates	
DC transfer characteristics of CMOS inverter, Beta Ratio Effects, Noise Margin, MOS capacitance models.	05 hrs
Chapter No. 3. Transient Analysis of CMOS logic gates	
Transient Analysis of CMOS Inverter, NAND, NOR and Complex Logic Gates, Gate Design for Transient Performance, Switch-level RC Delay Models, Delay Estimation, Elmore Delay Model, Power Dissipation of CMOS Inverter, Transmission Gates & Pass Transistors, Tristate Inverter.	08 hrs
Chapter No. 4. Designing High-Speed CMOS Logic Networks	
Stick Diagrams, Euler Path, Layout design rules, DRC, Circuit extraction, Latch up – Triggering Prevention, Gate Delays, Driving Large Capacitive Loads, Delay Minimization in an Inverter Cascade, Logical effort, BiCMOS Drivers.	12 hrs
Chapter No. 5. Combinational CMOS Circuit Design	
Pseudo nMOS, Clocked CMOS, Dynamic CMOS Logic Circuits, Dual-rail Logic Networks: CVSL, CPL.	05 hrs
Chapter No. 6. Sequential CMOS Circuit Design Sequencing static circuits, Circuit design of latches and flip-flops, Clocking- clock generation, clock distribution.	05 hrs

Text Books

- 1. John P. Uyemura, Introduction to VLSI Circuits and Systems, 1, Wiley, 2007
- 2. Neil Weste, David Harris & Ayan Banerjee, CMOS VLSI Design, 3, Pearson Ed, 2005
- 3. Sung-Mo Kang & Yusuf Leblebici, CMOS Digital Integrated Circuits: Analysis and Design, 3, Tata McGraw, 2007

References

- FinFET Modeling for IC Simulation and Design: Using the BSIM-CMG Standard
 By Yogesh Singh Chauhan, Darsen Duane Lu, Vanugopalan Sriramkumar, Sourabh Khandelwal, Juan Pablo
 Duarte, Navid Payvadosi, Ai Niknejad, Chenming Hu, Elsevier Publication, 2015
- 2. Wayne, Wolf, Modern VLSI design: System on Silicon, 3, Pearson Ed, 2005
- 3. Douglas A Pucknell and Kamran Eshraghian, Basic VLSI Design, 3, PHI, 2005
- 4. Phillip. E. Allen, Douglas R. Holberg, CMOS Analog circuit Design, 1, Oxford Uni, 2002

Lab:

- 1. Introduction to Cadence EDA tool.
- 2. Static and Dynamic Characteristic of CMOS inverter.
- 3. Layout of CMOS Inverter (DRC,LVS)
- 4. Static and Dynamic Characteristic of CMOS NAND2 and NOR2
- 5. Layout of NAND2, NOR2, XOR2 gates (DRC, LVS).
- 6. Design a Phase Detector using D-FF
- 7. Design complex combinational circuits and analyze the performance using Cadence tool.



Program: VLSI Design & Embedded Systems			Teaching
Course Title: RISC Archite	ectures	Course Code: 17EVEC705	Hours
L-T-P: 3-0-1	Credits: 4	Contact Hours: 3 Hrs/week	
ISA Marks: 50+100	ESA Marks: 50	Total Marks: 200	
Teaching Hours: 46 Hrs	Examination Duration:		
		ure of ARM7TDMI, ARM programmers tion, ARM instruction execution.	06 Hrs
Program status register ins The Thumb programmer mo	, Branch instruction, Load store instruction, Conditional execution, Exa odel, ARM-Thumb interworking, othe e register load store instruction,	truction, Software interrupt instruction, ample programs, 16bit Instruction set- r branch instructions, Data processing Stack operation, Software interrupt	06 Hrs
3. Exception Handling: Introduction, Interrupts, error conditions, processor exception sequence, the vector table, Exception handlers, Exception priorities, Procedures for handling exceptions.			04 Hrs
4. Memory Hierarchy Design: Cache basics, Miss rate and penalty, Cache Hierarchy, Memory Organizations, Memory Hierarchy.			06 Hrs
5. Pipelining: Linear pipeline processor, Nonlinear pipeline processor, Instruction pipeline design, Branch handling techniques, Arithmetic pipeline design, Computer arithmetic principles, Static arithmetic pipeline, Multifunctional arithmetic pipeline.			08 Hrs
6. Cortex M4: Functional description, programmer's model, memory protection unit, nested vectored interrupt controller.		06 Hrs	
7. Multi-Core Archite	ctures :		
Introduction to Intel Architecture, How an Intel Architecture System works, Basic Components of the Intel Core 2 Duo Processor: The CPU, Memory Controller, I/O Controller.			07 Hrs
8. Current Trends in Seminar on current trends in	Intel Architectures and Application Intel Architectures	ns:	03 Hrs



Text Books

- 1. "ARM System- on-Chip Architecture" by 'Steve Furber', LPE, Second Edition.
- 2. "ARM Assembly Language fundamentals and Techniques" by William Hohl, CRC press, 2009.
- 3. D. A. Patterson and J. L. Hennessey "Computer Organization and Design", Morgan, Kaufmann, 2002
- 4. H. Jonathan Chao and Bin Liu, "High performance switches & routers", Wiley Interscience, 2007.
- 5. Kai Hwang, "Advanced Computer Architecture TMH 1993
- 6. Web resources for Example Architectures of INTEL and Texas Instruments: http://download.intel.com/design/intarch/papers/321087.pdf

References

- Kai Hwang, Faye A. Briggs, Computers Architecture and Parallel Processing MGH 1985
- 2. David E Culler, Jaswinder Pal Singh, Anoop Gupta "Parallel Computer Architecture", Harcourt Asia Pte Ltd 2000
- Stalling W." Computer Organization and Architecture- Designing for performance" PHI,2005
- 4. D. Sima, T. Fountain, P.Kasuk," Advanced Computer Architecture-A Design Space Approach" Addisson Wesley, 1997.
- 5. M. J. Flynn,"Computer Architecture, Pipelined And Parallel Processing", Narosa Publications, 1998.

List of Experiments:

- 1. Write an ALP to verify data transfer w.r.t memory to achieve following
 - i. 8 bit data transfer
 - ii. 16 bit data transfer
 - iii. 32 bit data transfer
- 2. Write an ALP for Tables and lists to do following:
 - i. Add an entry to a list
 - ii. Remove an element from the queue
- 3. Write an ALP to pass parameters to a subroutine.
 - i. Ascending order
 - ii. Descending order
- 4. Write a 'C' program & demonstrate an interfacing of Alphanumeric LCD 2X16 panel to LPC2148Microcontroller
- 5. Write a 'C' program & demonstrate concept of Interrupts interface to LPC2148 Microcontroller.
- 6. Write a 'C' program & demonstrate an interfacing of DAC to LPC2148 Microcontroller.
- 7. Write a 'C' program & demonstrate an interfacing of UART to LPC2148 Microcontroller.
- 8. Write a 'C' program & demonstrate an interfacing of ADC to LPC2148 Microcontroller.
- 9. Write a 'C' program & demonstrate an interfacing of RTC to LPC2148 and read time, date and year.
- 10. Write a 'C' program & demonstrate interface I2C to LPC2148
- 11. Develop a code for college bell system. (Use the following interfaces LCD, RTC and Buzzer).

Reference Books

- 1. "ARM System- on-Chip Architecture" by 'Steve Furber", LPE, Second Edition.
- "Embedded Systems- Architecture, Programming and Design" by Raj Kamal, TMH
- 3. Dr. K.V.K.K. Prasad, "Embedded/Real-time systems: concepts, Design & Programming", published by dreamtech press.

Manual

- 1. LPC2148 datasheet by NXP.
- 2. LPC2148 board manual by ALS, Bangalore.

Program: VLSI Design & Embedded Systems		
Course Title: IC Fabrication Technology Course Code: 17EVEC706		Course Code: 17EVEC706
L-T-P: 3-0-0	Credits: 3	Contact Hours: 3



ISA Marks: 50	ESA Marks: 50	Total Marks: 100	
Teaching Hours: 40	Examination Duration: 3 hours		
1. Crystal growth, wafer prepara	ation, epitaxy and oxidation		15 Hrs
phase Epitaxy, Molecular Beam Epitax	crystal growing, Silicon Shaping, proc cy, Silicon on Insulators, Epitaxial Evalua niques and Systems, Oxide properties, dation inducted Defects.	ation, Growth Mechanism and	
2. Lithography and relative plas	sma etching		10 Hrs
Size control and Anisotropic Etch mech 3. Deposition, Diffusion, Ion im	-	ues and Equipment.	10 Hrs
dimensional Diffusion Equations - Ator	sma assisted Deposition, Models of Dimic Diffusion Mechanism – Measuremer injunctions – High energy implantation -	nt techniques - Range theory-	101115
4. Process simulation and VLSI	process integration		
Ion implantation – Diffusion and oxida Technology – CMOS IC Technology – I	ation – Epitaxy – Lithography – Etchin MOS Memory IC technology - Bipolar IC ques and Packaging of VLSI Devices		10Hrs
	nteractions - Chemical methods – Packa ology – Package fabrication technology.	age types – packaging design	5 Hrs

References:

- 1. S.M.Sze, "VLSI Technology", McGraw Hill Second Edition. 1998.
- 2. James D Plummer, Michael D. Deal, Peter B. Griffin, "Silicon VLSI Technology: Fundamentals Practice and Modeling", Prentice Hall India.2000.
- 3. Wai Kai Chen, "VLSI Technology" CRC Press, 2003.
- 4. C.Y. Chang and S.M.Sze (Ed), ULSI Technology, McGraw Hill Companies Inc, 1996.
- 5. S.K. Gandhi, VLSI Fabrication Principles, John Wiley Inc., New York, 1983.

Program: VLSI Design & Embedded Systems			Teaching
Course Title: Electronic System Design Course Code: 17EDEC7		Course Code: 17EDEC707	Hours
L-T-P: 0-0-3	Credits: 3	Contact Hours:6 Hrs/week	
ISA Marks: 100	ESA Marks:	Total Marks: 100	
Teaching Hours: 25 Hrs	Examination Duration:		
To level specifications, Block level specifications, Timing of micro architecture, Verification and test plan, Schematic capture			05 Hrs
Simulation, Advanced simulation, Signal Integrity			05 Hrs
PCB layout- Floor planning, component pre planning, PCB printing- 2 layer			05 Hrs
Functionality and performance check, Failure analysis, Validation and system integration			05 Hrs
System Analysis			05 Hrs



References

- 1. A. S Sedra and KC Smith, Microelectronic circuits, Oxford, 1998.
- 2. G.L. Ginsberg, Printed Circuit Design, McGraw Hill, 1991.



Program: VLSI Design & Embedded Systems				
Course Title: Automotive Elect	ronics	Course Code: 17EVEC708		
L-T-P: 3-0-1	Credits: 4	Contact Hours: 5		
ISA Marks: 50+100	ESA Marks: 50	Total Marks: 200		
Teaching Hours: 40	Examination Duration: 3 hrs			
Chapter No. 1. Automotive Fundamentals Overview			8Hrs	
Introduction to Automotive Industry and Modern Automotive Systems Vehicle classifications and specifications need for electronics in automobiles, Application areas of electronics in the automobiles Four Stroke Cycle, Engine Control, Ignition System, Spark plug, Spark pulse generation, Ignition Timing, Drive Train, Transmission, Brakes, Steering System.				
Chapter No. 2. Sensors and Ac	tuators		7Hrs	
Oxygen (O2/EGO) Sensors, Throttle Position Sensor (TPS), Engine Crankshaft Angular Position (CKP) Sensor, Magnetic Reluctance Position Sensor, Engine Speed Sensor, Ignition Timing Sensor, Hall effect Position Sensor, Optical Crankshaft Position Sensor, Manifold Absolute Pressure (MAP) Sensor Strain gauge, Engine Coolant Temperature (ECT) Sensor, Knock Sensor, Throttle angle sensor, Fuel Injector Actuator, Ignition Actuator				
Chapter No. 3. Electronic Engine Control				
Engine parameters, variables, Engine Performance terms, Electronic Fuel Control System, Electronic Ignition control, Idle sped control, EGR Control			5Hrs	
Chapter No. 4. Vehicle Motion	Control and Safety Systems		51113	
Cruise Control, Antilock Brake S Control, Electronic Stability Progr	ystem (ABS), Electronic Steering (am.	Control, Power Steering, Traction		
Chapter No:5. Automotive com	munication protocols		6Hrs	
Overview of Automotive commun	ication protocols : CAN, LIN .		Ol les	
Chapter No. 6. Advanced Driver Assistance Systems (ADAS) Lane Departure Warning, Collision Warning, Automatic Cruise Control, Pedestrian Protection, Headlights Control, Connected Cars			3Hrs 5Hrs	
technology and trends towards Autonomous vehicles. Chapter No. 7. Automotive safety standards ISO26262 and Diagnostics Functional Safety: Need for safety standard-ISO 26262, safety concept, safety process for product life cycle, safety by design, validation.				
	sic wiring system and Multiplex wiri system. Fault finding and corrective		6Hrs	
Tankharia				

Text books:

1. Denton.T – Automobile Electrical and Electronic Systems, Edward Arnold publication, 1995.

References:

- 1. William T.M Automotive Electronic Systems, Heiemann Ltd., London ,1978.
- 2. Nicholas Navet Automotive Embedded System Handbook, CRC Press, 2009.
- 3. BOSCH Automotive Handbook, Wiley Publications, 8th Edition, 2011.
- 4. Co-Verification of hardware & software for ARM SoC Design Jason.R.Andrews, Newnes Publications, 2004.
- 5. Hardware Software co-design of embedded systems, F.Balarin, Kluwer Academic Oublishers, 1987.



Lab:

- 1. Demonstration of cut section modules: Engine, Transmission , Steering, Braking, Suspension Automobile dept.
- 2. Electronic engine control system: Injection and Ignition control system Transmission trainer modules
- 3. Modeling an engine Vehicle model simulation with Simulink using PI CONTROLLER
- 4. Basic gate logic simulation and modeling using Simulink and realization on the hardware platform.
- 5. Seat belt warning system simulation and modeling using Simulink and realization on the hardware platform. Vehicle speed control based on the gear input simulation and modeling using Simulink and realization on the hardware platform.
- 6. Throttle control modeling and simulation using Simulink and realization on the hardware platform.
- 7. Accelerator pedal interfacing software modeling and simulation using Simulink and realization on the hardware platform.
- 8. Develop matlab code for stepper motor control and convert it to Simulink model and port it to embedded hardware



Program: VLSI Design & I	Embedded Systems		Teaching	
Course Title: Real Time E	mbedded Systems	Course Code: 17EVEC709	Hours	
L-T-P: 3-0-1	Credits: 4	Contact Hours: 3 Hrs/week		
ISA Marks: 50+100	ESA Marks: 50	Total Marks: 200		
Teaching Hours: 45 Hrs	Examination Duration:			
	UNIT I			
Requirements- Processor i	n a system, System Memories, Sys RT, Watchdog Timers, Interrupt (Issue, Sample Systems, Hardware tem I/O, De-bouncing, Other Hardware Controllers). Device Drivers, Interrupt	12 Hrs	
2. Advanced Processors: Automotive Grade Processors: AEC-Q100 qualification, Qorivva 32-bit Microcontrollers, MPC577XK for ADAS, AURIX from Infineon, Tricore Architecture, Renasas RL78/D1x (Automotive Only)			10 Hrs	
	UNIT II	,		
3. Real Time Operati	ng System:			
Interrupt driven systems, foreground/background systems, full featured rtos, POSIX, buffering data, mailboxes, critical regions, semaphores, event flags & signals, deadlock, process stack management, dynamic allocation.				
4. Case Studies:				
Mucos/ VX Works Functions – System level, task service, time delay, memory allocation, semaphore, mailbox, queue.			06 Hrs	
Example systems: Coding for Automatic chocolate vending machine using MUCOS & Coding for sending application layer byte streams on a TCP/IP Network using Vx Works.				
	UNIT III			
5. Process of Embed	Ided System Development:			
Development process, requirements engineering, design, implementation, integration & testing, packaging, configuration management, managing embedded system development, embedded system fiascos.			08 Hrs	
6. Current trends, et	hical & environmental issues			
The students shall give se issues.	eminars on current trends in the fie	eld of RTES, ethical, & environmental	05 Hrs	



Text Books

- 1. Philip. A. Laplante, "Real-Time Systems Design and Analysis- an Engineer's Handbook"- Second Edition, PHI Publications.
- 2. Rajkamal, "Embedded Systems: Architecture, Programming and Design", Tata McGraw Hill, New Delhi, 2003.
- 3. Dr. K.V.K K Prasad, "Embedded Real Time Systems: Concepts Design and Programming", Dreamtech Press New Delhi, 2003.

References

- 1. Joseph Yiu, "The Definitive guide to ARM CORTEX -M3 & CORTEX-M4 Processors", Elsevier, Newnes, 2014.
- 2. Steve Furber "ARM System -on Chip Architecture" Second Edition, Pearson Education
- 3. David E. Simon, "An Embedded software primer", Pearson Education, 1999...
- 4. David A. Evesham, "Developing real time systems A practical introduction", Galgotia Publications, 1990
- 5. William Hohl, "ARM Assembly Language Fundamentals & Techniques", CRC Press
- 6. C. M. Krishna, "Real Time Systems" MGH, 1997
- 7. Jane W.S. Liu, "Real-Time Systems", Pearson Education Inc., 2000



Program: VLSI Design & Embedded Systems		
Course Code: 17EVEC710	Course Title: Advanced Digital Logic Design	
L-T-P: 1-0-3	Credits: 4	
ISA Marks: 50+100	ESA Marks: 50	
Teaching Hrs: 40		
Chapter No. 1. Digital Integrated Circuits Moore's law, Technology Scaling, Die size grow digital design, Design metrics, Cost of Integrated SoC Flow, SoC Design Challenges. Introduction to CMOS Operation principles, Characteristic curve curves, Delays in inverters, Buffer Design, Power of and Layout diagrams. Setup time, Hold Time, Timir	circuits, ASIC, Evolution of SoC ASIC Flow Vs o CMOS Technology, PMOS & NMOS Operation, es of CMOS, CMOS Inverter and characteristic dissipation in CMOS, CMOS Logic, Stick diagrams	10 hrs
Chapter No. 2. Digital Building Blocks Basic Gates, Universal Gates, nand & nor Imple Priority encoder, multiplexer, demultiplexer, Comp multiplexer, Pass Transistor Logic, application of Asynchronous and synchronous up-down counters Modelling, Adder & Multiplier concepts, Memory Co	parators, Parity check schemes, Multiplexer, Demultiplexer as a multi-purpose logical element. s, Shift registers. FSM Design, Mealy and Moore	10 hrs
Chapter No. 3. Logic Design Using Verilog Evolution & importance of HDL, Introduction to Ve Lexical Conventions, Data Types Modules, Nets, \ Expressions, Operators, Operands, Arrays, mem Procedural blocks, Blocking and Non-Blocking As Synchronization, Event Simulation. Need for Verific	Values, Data Types, Comments, arrays in Verilog, ories, Strings, Delays, parameterized designs ssignment, looping, flow Control, Task, Function,	12 hrs
Chapter No. 4. Principles of RTL Design Verilog Coding Concepts, Verilog coding guide Guidelines, Synthesizable Verilog Constructs, Challenges, Clock Domain Crossing. Verilog mode	lines: Combinational, Sequential, FSM. General Sensitivity List, Verilog Events, RTL Design	8 hrs
Chapter No. 5. Design and simulation of Architect Basic Building blocks design using Verilog HDL: Multiplier design, Data Integrity – Parity Generation – overlapping and non-overlapping Mealy and Moo	Arithmetic Components – Adder, Subtractor, and n circuits, Control logic – Arbitration, FSM Design	10 hrs

Reference Books:

- 1. Digital Design by Morris Mano M, 4th Edition
- 2. Verilog HDL: A Guide to Digital Design and Synthesis by Samir Palnitkar, 2nd Edition
- 3. Principles of VLSI RTL Design: A Practical Guide by Sapan Garg, 2011 Tools: 1. NC Verilog, NC Sim, CVER + GTKWave, VCSMX, Modelsim for Verilog 2. Microwind for layout.



Program: VLSI Design & Embedded Systems				
Course Code: 17EVEC711 Course Title: Testing & IC Characterization				
L-T-P: 3-0-1	Credits: 4 Contact Hrs: 5 hrs/week			
ISA Marks: 50+100	ESA Marks: 50	Total Marks: 200		
Teaching Hrs: 40		Exam Duration: 03 hrs		
	•			

Content	Hrs
CHAPTER NO. 1. VERIFICATION CONCEPTS	10 hrs
Concepts of verification, importance of verification, Stimulus vs Verification, functional verification, test bench generation, functional verification approaches, typical verification flow, stimulus generation, direct testing, Coverage: Code and Functional coverage, coverage plan.	
CHAPTER NO. 2. SYSTEM VERILOG – LANGUAGE CONSTRUCTS	10 hrs
System Verilog constructs - Data types: two-state data, strings, arrays: queues, dynamic and associative arrays, Structs, enumerated types. Program blocks, module, interfaces, clocking blocks, modports.	
CHAPTER NO. 3. SYSTEM VERILOG – CLASSES & RANDOMIZATION	12 hrs
SV Classes: Language evolution, Classes and objects, Class Variables and Methods, Class instantiation, Inheritance, and encapsulation, Polymorphism. Randomization: Directed Vs Random Testing. Randomization: Constraint Driven Randomization.	
CHAPTER NO. 4. SYSTEM VERILOG – ASSERTIONS & COVERAGE	8 hrs
Assertions: Introduction to Assertion based verification, Immediate and concurrent assertions. Coverage driven verification: Motivation, Types of coverage, Cover Group, Cover Point, Cross Coverage, Concepts of Binning and event sampling.	
CHAPTER NO. 5. BUILDING TESTBENCH LAYERED TESTBENCH ARCHITECTURE. INTRODUCTION TO UNIVERSAL VERIFICATION METHODOLOGY, OVERVIEW OF UVM BASE CLASSES AND SIMULATION PHASES IN UVM AND UVM MACROS. UNIFIED MESSAGING IN UVM, UVM ENVIRONMENT STRUCTURE, CONNECTING DUT- VIRTUAL INTERFACE	10 hrs

REFERENCES:

- 1. SYSTEM VERILOG LRM
- 2. CHRIS SPEAR, GREGORY J TUMBUSH SYSTEMVERILOG FOR VERIFICATION A GUIDE TO LEARNING THE TESTBENCH LANGUAGE FEATURES SPRINGER, 2012
- 3. STEP-BY-STEP FUNCTIONAL VERIFICATION WITH SYSTEMVERILOG AND OVM BY SASAN IMAN SIMANTIS INC. SANTA CLARA, CA SPRING 2008 TOOLS: 1. NC VERILOG, NC SIM, VCSMX FOR SYSTEM.



Course Code: 17EVEE701		Course Title:		Teaching Hrs: 40 Hrs	
		Image and Video Process	Image and Video Processing		
L-T-	P: 2-0-1	Credits: 3		Contact Hrs: 4 Hrs/week	(
ISA	Marks: 50+100	Exam Duration: 3Hrs	ESA Marks: 50	Total Marks: 200	
1	Introduction: 2D systems, Mathematical Preliminaries- FT, Z-transform, Optical and Modulation Transfer Functions (OTF and MTF). Matrix theory, Image perception: Light, Luminance, Brightness, Contrast, MTF of the visual system, Visibility function, Monochrome Vision Models, Fidelity criteria, Color Representation, Color Vision Models, Temporal Properties of Vision.			2 hrs	
2	Image sampling and Quantization: 2D Sampling theory, Quantization, Optimal Quantizer, Compander and Visual Quantization.			2 hrs	
3	Image Transform	ns: 2D orthogonal and unitary t	ransforms, DFT, DCT, I	Harr, KLT	4hrs
4	Image Enhancement: Histograms Modeling, Spatial operations, Transform operations, Multispectral Image Enhancement,				4hrs
5	Image Filtering and Restoration: Image Observation Models, Inverse and Weiner filtering , Frequency Domain Filters. Smoothing Splines and Interpolation.				4hrs
6	Basics of Video:	Analog Video, Digital Video			2 hrs
7	Two dimensional methods.	al motion estimation: Optica	l flow methods, Block	based methods, Bayesian	7 hrs

Text books

- 1. Jain, A.K., Fundamentals of Digital Image Processing, 3rd Edision, Pearson Education (Asia) 2013
- 2. A. Murat Tekalp, Digital Video processing Pearson Education (Asia) Pte. Ltd.
- 3. Li and, Z. Drew, M.S. Fundamentals of Multimedia, Pearson Education (Asia) Pte. Ltd,. 2010.

References books

- 1. Gonzalez, Rafael C., Woods, Richard E. and Eddins Steven L., Digital Image Processing Using Matlab, Pearson Education (Asia) Pvt. Ltd.,
- 2. Al. Bovik, Essential guide to Video Processing, Academic Press



Implementation:

Implementation assignments are designed using opencv/c++ to explore the concepts like

- 1. Image enhancement techniques
- 2. Image transforms.
- 3. Image restoration technique
- 4. Develop an image processing application to assist
 - a. ADAS
 - b. Agriculture
 - c. Defense
 - d. Health Care
 - e. Surveillance and Forensics
 - f. Remote sensing
- 5. Track an object in video
- **6.** Optimal use of surveillance video



Progra	Program: VLSI Design & Embedded Systems				
Course	e Title: Digital Control Sy	stems		Course Code: 17EVEE702	
L-T-P:	2-0-1	Credits: 4		Contact Hours: 5	
ISA Ma	arks: 50+100	ESA Marks: 50		Total Marks: 200	
Teachi	ing Hours: 40	Examination hours	Duration: 3		
1.	Introduction to digital cor modeling of sampling pro		•	stem representation, Mathemati	al 4hrs
2. Modeling discrete-time systems by pulse transfer function: Z-transform, Mapping of Z-plane to z-plane, Pulse transfer function , Pulse transfer function of closed loop system, Sampled signal flow graph.					1 Knre
3.	Time response of discre parameters of a prototype	•		y state responses, Time respor	5hrs
4.	Stability analysis of disc transformation.	rete time system	s: Jury stability te	est, Stability analysis using bi-line	ear 5hrs
5.	•	•		thod, Controller design using re Nyquist stability criteria, Bode p	oot
6.	•	•	-	systems with deadbeat respon data control systems with deadb	01
7.	Discrete state space mo			e model, Various canonical forr screte state equation.	ns, 2hrs
8.	Controllability, observable observability, Lyapunov s		of discrete state	space models: Controllability a	5hrs
9.	State feedback design: lorder observer, Reduced	•	oy state feedback	s, Set point tracking controller, F	ull 5hrs

References:

- 1. B. C. Kuo, Digital Control Systems, Oxford University Press, 2/e, Indian Edition, 2007.
- 2. K. Ogata, Discrete Time Control Systems, Prentice Hall, 2/e, 1995.
- 3. M. Gopal, Digital Control and State Variable Methods, Tata Mcgraw Hill, 2/e, 2003.
- 4. G. F. Franklin, J. D. Powell and M. L. Workman, Digital Control of Dynamic Systems,

Program: VLSI Design & Embedded Systems		
Course Code: 17EVEE703	Course Title: Standard Cell Design and Layout	



L-T-P: 2-0-1	Credits: 3	Contact Hrs:	
ISA Marks: 50+100	ESA Marks: 50	Total Marks: 200	
Teaching Hrs: 50		Exam Duration: 3 hrs	
Chapter No. 1. Introduction IC design of Gate array paradigms. Introduction to mer		9	15 hrs
Chapter No. 2. Standard cell library con Types of standard cell elements. Logical Sequential elements and register files. (Fivs. usage in standard flows. Drive strent height, double height cells. Power Manage	and functional elements, pri lip flop and latch design). Da igth and cell families. Layou	ta path elements. Library size	17hrs
Chapter No. 3. Standard cell characterization Usage of standard cells by various tools. Information needed at each stage of design flow. Characterization parameters, setup and runs across PVT corners. Library representation formats. (Gate level simulation, synthesis, timing, layout, timing, LVS, DRC)			

Course Title: Low Power VLSI Circuit	ts	Course Code: 17EVEE704	
-T-P: 2-0-1 Credits: 4 Contact Hours:4		Contact Hours:4	
SA Marks: 50+100	ESA Marks: 50	Total Marks: 200	
Teaching Hours: 40	Examination Duration: 3 hours		
	sign: Need for Low Power VLSI Chips, simpact on Low Power, dynamic power d		6Hrs
2: Power analysis: Simulation Power Analysis, Spice circuits simulator, gate level logic simulator, Probabilistic power analysis			5Hrs
3: A new CMOS driver model for transient analysis and power dissipation analysis, low power design of off-chip drivers and transmission lines: a branch and bound approach.			5Hrs
4: Different levels of power optimiza	tion		7Hrs
Low Power Design; circuit Level, logic Level, Low Power Architecture.			
5: Floor plan design with low power considerations, optimal drivers of high-speed low power ics, retiming sequential circuits for low power			5Hrs
6: Clock Distribution: Low Power Clock distribution, single driver versus distributed buffers. Power management: Power & performance management, switching activity reduction, parallel architecture.			4Hrs
7:Algorithmic level methodologies for power reduction: Algorithm and architectural level methodologies- algorithmic level analysis & optimization, architecture level estimation and synthesis, Current trends			

Text Books

- 1. Gary K. Yeap, "Practical Low Power Digital VLSI Design", KAP, 2002.
- 2. Rabaey, Pedram, "Low power design methodologies" Kluwer Academic, 1997.

Reference Books:

- 1. A. Chandrakasan and R. Brodersen, "Low Power CMOS Design".
- 2. Sung Mo Kang & Yosuf Leblebici, "CMOS Digital Integrated Circuits: Analysis and Design", TMH, 2003



(Third Edition).

- 3. Laung-Terng Wang, Charles E. Stroud, Nur A. Touba, "System-on-chip Test Architectures", 2008.
- 4. Kaushik Roy, Sharat Prasad, "Low-Power CMOS VLSI Circuit Design" Wiley, 2000.

Program: VLSI Design & Embedded Systems				
Со	urse Title: Analog and Mixed m	node VLSI Circuits	Course Code: 17EVEE705	
L-1	⁻ -P: 2-0-1	Credits: 3	Contact Hours: 6	
ISA	A Marks: 50	ESA Marks: 50		
Te	Teaching Hours: 50 Examination Duration: 3 hours Total Marks: 100		Total Marks: 100	
1.	1. Introduction to CMOS analog circuits, MOS transistor DC and AC small signal parameters from large signal model, Common source amplifier with resistive load, diode load and current source load, Source follower, Common gate amplifier, Cascode amplifier, Frequency response of amplifiers.			12 hrs
2. Current source/sink/mirror, Matching, Wilson current source, Widlar current source and Regulated Cascode current source, Differential amplifier.			08 hrs	
3.	3. Op-Amp: CMOS Op-Amp, Compensation of Op-Amp, Design of two stage Op-Amp.			06 hrs
4. Basic Current reference, and Voltage (Bandgap) reference circuits, OPAMP based references, Current mode bandgap reference.			06 hrs	
5. Bidirectional analog switch, Sample and Hold circuit, Basic Comparator architecture, non-idealities (offset error, bandwidth consideration), Dynamic comparator, Sense amplifier, Current Mode Logic(Buffer and Latch)			08 hrs	
6.		DAC architectures and ADC architectu	ures	10 hrs

Text Books

- 1. Phillip. E. Allen, Douglas R. Holberg, "CMOS Analog circuit Design" Oxford University Press, 2002.
- 2. Baker, Li, Boyce, "CMOS: Circuit Design, Layout and Simulation", Prentice Hall of India, 2000

Reference Books

- 1. N. Weste and K. Eshranghian, Principles of CMOS VLSI Design, Addison Wesley. 1985.
- J. Rabaey, Digital Integrated Circuits: A Design Perspective, Prentice Hall India, 1997
- 3. B Razavi 'Design of Analog CMOS Integrated Circuits' First Edition McGraw Hill 2001

Lab:

- 1. Design and implement Common source MOS amplifier with resistive load, diode load and current source load.
- 2. Design and implement a Cascode amplifier.
- 3. Design and implement a Simple current mirror
- 4. Design and implement a Differential amplifier
- 5. Design and implement a Operational amplifier
- 6. Design and implement a basic comparator
- 7. Design and implement a R-2R DAC



Program: VLSI Design & Embedded Systems			Teaching	
Course Title: Embedded S	Software Design	Course Code: 17EVEC801	Hours	
L-T-P: 0-0-3	Credits: 3	Contact Hours: 6 Hrs/week		
ISA Marks: 80	ESA Marks: 20	Total Marks: 100		
Teaching Hours: 40 Hrs	Examination Duration:			
Introduction to OS, Introduction to RTOS, key scheduler, services, contextrobin and preemptive scheduler.	t switch, Scheduling types: Preemp duling.	real time systems, characteristics of components in RTOS kernel, objects, tive priority-based scheduling, Round-	08 Hrs	
2. Tasks, Semaphores and Message Queues:: A task, its structure, A typical finite state machine, Steps showing the how FSM works. A semaphore, its structure, binary semaphore, mutual exclusion (mutex) semaphore, Synchronization between two tasks and multiple tasks, Single shared-resource-access synchronization, Recursive shared-resource-access synchronization. A message queue, its structure, Message copying and memory use for sending and receiving messages, Sending messages in FIFO or LIFO order, broadcasting messages.				
RTX/free RTOS. Applications and Common	·	sons. Real time programming using OS for Image Processing & Control ons.	04 Hrs	
4. Introduction to em	bedded linux:			
	nains in Émbedded Linux-GNU Tool	s and device driver model-Embedded I Chain (GCC,GDB, MAKE, GPROF &	02 Hrs	
system operation-S		Root file system-Binaries required for Writing applications in user space-GUI	02 Hrs	
6. File system in Linu	ıx:			
File system Hierarchy-File system Navigation -Managing the File system -Extended file systems-INODE-Group Descriptor-Directories-Virtual File systems-Performing File system Maintenance - Locating Files -Registering the File systems-Mounting and Un-mounting -Buffer cache-/proc file systems-Device special files			08 Hrs	
7. Program design a	nd Analysis :			
buffers, queues. Models of loading. Basic compilation optimization: Expression transformations, register all Program level performance	programs: data flow graph and cont techniques: Statement translation, simplification, dead code elir location, scheduling, instruction sele analysis, software performance of do optimization of program size. Pro	n oriented programming and circular trol flow graphs, Assembly, linking and procedures, data structures. Program mination, procedure inlining, loop ection, interpreters and JIT compilers. otimization, program level energy and gram validation and testing: Clear box	08 Hrs	



Text Books

- 1. Qing Li with Caroline Yao, "Real-Time Concepts for Embedded Systems", Published by CMP Books, 2011
- 2. Dr. K.V.K.K. Prasad, "Embedded/Real-time systems: concepts, Design & Programming", published by dreamtech press .
- 3. "Embedded Systems- Architecture, Programming and Design" by Raj Kamal, TMH

References

- 1. Philip.A.Laplante, "Real Time System Design and Analysis", Prentice Hall of India, 3rd Edition, April 2004.
- 2. "Programming embedded systems" in C and C++ Micheal Barr orielly

List of Experiments:

- 1. Write a 'C' program & demonstrate concept of Task Scheduling.
- 2. Write a 'C' program & demonstrate concept of Semaphore.
- 3. Write a 'C' program & demonstrate concept of Mailbox.
- 4. Write a 'C' program & demonstrate concept of S/W Interrupts.
- 5. Write a 'C' program & demonstrate concept of interrupts.
- 6. Write a 'C' program & demonstrate concept of Inter Task Communication.

Reference Books

1. Dr. K.V.K.K. Prasad, "Embedded/Real-time systems: concepts, Design & Programming", published by dreamtech press.

Manual

1. LPC2148 datasheet by NXP.

LPC2148 board manual by ALS, Bangalore.

Program: VLSI Design & Embedded Syste	ems		
Course Code: 17EVEC802	Course Title: Advance	ed Digital logic Verification	on
L-T-P: 1-0-3	Credits: 4	Contact Hrs: 6hrs/v	week
ISA Marks: 50+100	ESA Marks: 50	Total Marks: 200	
Teaching Hrs: 50		Exam Duration: 3 h	nrs
Chapter No. 1. Verification Concepts Concepts of verification, importance of verification, generation, functional verification application application (Coverage: Code and Functional Verification)	oproaches, typical verification flo		10 hrs
Chapter No. 2. System Verilog – Langua System Verilog constructs - Data types: associative arrays, Structs, enumerated typ modports.	two-state data, strings, arrays:		10 hrs
Chapter No. 3. System Verilog – Classes & Randomization SV Classes: Language evolution, Classes and objects, Class Variables and Methods, Class instantiation, Inheritance, and encapsulation, Polymorphism. Randomization: Directed Vs Random Testing. Randomization: Constraint Driven Randomization.		12 hrs	
Chapter No. 4. System Verilog – Assertion Assertions: Introduction to Assertion bas Coverage driven verification: Motivation, Coverage, Concepts of Binning and event sa	ed verification, Immediate and Types of coverage, Cover Gro		8 hrs



Chapter No. 5. Building Testbench Layered testbench architecture. Introduction to Universal Verification Methodology, Overview of UVM Base Classes and simulation phases in UVM and UVM macros. Unified messaging in UVM, UVM environment structure, Connecting DUT- Virtual Interface		10 hrs
Refere	ences:	
1.	System Verilog LRM	
2.	Chris Spear, Gregory J Tumbush - SystemVerilog for verification - a guide to learning the	
	testbench language features - Springer, 2012	
3.	Step-by-Step Functional Verification with SystemVerilog and OVM by Sasan Iman SiMantis	
	Inc. Santa Clara, CA Spring 2008 Tools: 1. NC Verilog, NC Sim, VCSMX for System.	

Progra	am: VLSI Design & I	Embedded Systems		Teach	_
Course	Title: Internet of T	hings	Course Code: 17EVEE801	Hou	ırs
L-T-P: 2	2-0-1	Credits: 3	Contact Hours: 5 Hrs/week		
ISA Ma	rks: 50+100	ESA Marks: 50	Total Marks: 200		
Teachi	ng Hours: 25 Hrs	Examination Duration:			
1	Introduction to Ir	nternet of Things (IoT)			
	Definition & Cha		IoT, IoT protocols, IoT functional blo		hrs
2	IoT Architecture				
		ogies: Sensors, Zigbee, Bluetoot 302.11.ah, DASH7, Low Power W	h, IoT ecosystem, Data Link protocols: Ii ide Area Network (LoRaWAN).		hrs
3	Network protoco	ls			-
			orks (RPL), cognitive RPL (CORPL), Char ess Personal Area Networks (LoWPAN).		hrs
4	Application and	Security protocols			
	Advanced Messag		MQTT for Sensor Networks, Secure MC onstrained Application Protocol (CoAP), ond Lossy Networks (RPL).	OPC	hrs
5	IoT Platforms De	sign Methodology			-
			em for Weather Monitoring etc., Basic buil e (serial, SPI, I2C), IoT Operating Syste	ems:	hrs
6	Programming wi	th Raspberry Pi			
	XML, JSON, SOA	P and REST-based approach, W	ebSocket protocol.	04	hrs
7	IoT prototyping				
		example applications: Case stud	ies on Home automation, Cities, Environmanalytics and security.		hrs

Text Books:

- 1. Arshdeep Bahga, Vijay Madisetti "Internet of Things (A Hands-on-Approach)" Universities Press- 2014.
- 2. Olivier Hersent, David Boswarthick, Omar Elloumi, "The Internet of Things: Key Applications and Protocols"



John Wiley & Sons – 2012.

Reference Books:

1. Subhas Chandra Mukhopadhyay "Internet of Things Challenges and Opportunities" Springer- 2014.

Lab:

- 1. Programming with Raspberry Pi
- 2. Cloud service interface for data storage and retrieval
- 3. Performance analysis of Data link protocols, routing and application protocols
- 4. Open Ended Experiment with focus on data analytics and security



Program: VLSI Design & Embedded Systems			
Course Code: 17EDEE802	Course Title: AUTOSAR		
L-T-P : 2-0-1	Credits: 3	Contact Hrs:	3 Hours
ISA Marks: 50	ESA Marks: 50	Total Marks:	100
Teaching Hrs: 40		Exam Duration	on: 3
Content			Hrs
Unit – 1			
Chapter No. 1: AUTOSAR Fundamentals Evolution of AUTOSAR – Motivations and Objectives AU Packages, AUTOSAR Partnership, Goals of the part AUTOSAR specification, AUTOSAR Current development ICC2, ICC3, and Drawbacks of AUTOSAR.	nership, Organization	of the partnership,	8 hrs
Chapter No. 2: AUTOSAR layered Architecture AUTOSAR Basic software, Details on the various layers (VFB) Concept Overview of AUTOSAR Methodology AUTOSAR Application Software Component (SW-C) ,T Time Environment (RTE): RTE Generation Process: Con HW Abstraction Layer, Partial Networking, Multicore AUTOSAR E2E Overview , AUTOSAR XCP, Metamodel development process.	, Tools and Technology ypes of SW-componer atract Phase, Generation , J1939 Overview, Al	gies for AUTOSAR nts AUTOSAR Run n Phase, MCAL, IO UTOSAR Ethernet,	7 hrs
Unit – 2			
Chapter No. 3: Methodology of AUTOSAR and Communication, CAN FD, CAN in Automation, CAN inter ECU communication, Client-Server Communication Driver, Communication Manager (ComM), Overview of Manager	lape, Application Layer n, Sender-Receiver, Co	ommunication, CAN	10 hrs
Chapter No. 4: BSW Development and Integration BSW Constituents: Memory layer, COM and Services layer, ECU abstraction, AUTOSAR, Operating system, Interfaces: Standard interface, AUTOSAR standardized interface, BSW-RTE interface, (AUTOSAR interface), BSW-ECU hardware interface, Complex device drivers and BSW module configuration, AUTOSAR Integration.		5 hrs	
Unit – 3			
Chapter No. Chapter 5: Infotainment Systems in Automobiles Infotainment Systems Fundamentals: Radio, Multimedia, and Navigation: Introduction to In Vehicle Infotainment (IVI) systems, Use of operating systems in IVI, GENIVI Alliance, Tuner: AM/FM, XM/Sirrus, DAB/DMB, Software Defined Radio; Concepts of HD, radio, Ensemble, Traffic Announcements, Spread Spectrum, d. Multimedia: Types of Media; Music, Video, Podcasts, etc. Media management; Playback, Track Control, Metadata, Playlists, Categories, Trick play, Audio/Video Source Management, Navigation: Points of Interests, Routes, Waypoints, Dead Reckoning position, Traffic Info, GLONASS, GNSS, RTK, GPS, and SBAS/GBAS,INS f. Media types: CD, DVD, CDDA, USB, SDCARD, Media Formats:MP3, WMV, RealAudio/Video, QTP, Architecture – Design Patterns - Proxies, Adaptors, Interfaces, Singleton, Factory method			5 hrs
Chapter No. Chapter 6: Communication Systems in Au Automotive & Consumer Electronic Communication Systems, A2DP, PAN, PBAP, DUN, Concepts of MOST no Ethernet, WiFi, WiFi Direct, MyWiFi and CAN, Mirror link,	stems: Introduction to E etwork, DLNA, AVB, C		5 hrs



Text Book (List of books as mentioned in the approved syllabus)

- 1. Ribbens, Understanding of Automotive electronics, 6th Edition, Elsevier, 2003
- 2. Denton.T, Automobile Electrical and Electronic Systems, Elsevier, 3rd Edition, 2004
- 3. Denton.T, Advanced automotive fault diagnosis, 2000

References

- 1. Ronald K Jurgen, Automotive Electronics Handbook, 2nd Edition, McGraw-Hill, 1999
- 2. James D Halderman, Automotive electricity and Electronics, PHI Publication, 2000
- 3. Allan Bonnick, Automotive Computer Controlled Systems Diagnostic Tools and Techniques, Elsevier Science, 2001
- 4. Nicholas Navet, Automotive Embedded System Handbook, 2009

Program: VLSI Design & Embedded Systems	s		
Course Code: 17EVEE803	Course Title: ASIC De	esign	
L-T-P: 2-0-1	Credits: 4	Contact Hrs: 50	
ISA Marks: 50+100	ESA Marks: 50	Total Marks: 200	
Teaching Hrs: 50		Exam Duration: 3 h	nrs
	Content		Hrs
Chapter No. 1. Introduction to ASIC ASIC types, design flow, economics of ASIC			8 hrs
Chapter No. 2. ASIC design library and Logi Transistor as register, transistor parasitic capac Sequential logic cells, I/O cell.		ements, Adders, Multiplier,	10 hrs
Chapter No. 3. Logic Synthesis and Simulat Logic synthesis, FSM synthesis, structural simu		y models	10 hrs
Chapter No. 4. ASIC Construction Floor plar Physical Design, System Partitioning, Estimatin	-	_	10 hrs
Chapter No. 5. Floor planning and placement Floor planning tools, I/O and power planning, climprovement, Time driven placement methods. Routing, Special Routing, Circuit Extraction and	ock planning, placement algorithn Physical Design flow global Rout	•	12 hrs

Text Books:

- 1. M.J.S . Smith, "Application Specific Integrated Circuits" Pearson Education, 2003.
- 2. Randall L Geiger, Phillip E. Allen, "Noel K.Strader, VLSI Design Techniques for Analog and Digital Circuits", McGraw Hill International Company, 1990.

References:

- 1. Jose E.France, Yannis Tsividis, "Design of Analog-Digital VLSI Circuits for Telecommunication and signal processing", Prentice Hall, 1994.
- 2. Andrew Brown, "VLSI Circuits and Systems in Silicon", McGraw Hill, 1991.
- 3. S.D. Brown, R.J. Francis, J. Rox, Z.G. Uranesic, "Field Programmable Gate Arrays" Kluwer Academic Publishers, 1992.
- 4. Mohammed Ismail and Terri Fiez, "Analog VLSI Signal and Information Processing", McGraw Hill, 1994.
- 5. S. Y. Kung, H. J. Whilo House, T. Kailath, "VLSI and Modern Signal Processing", Prentice Hall, 1985.



References:

School of Electronics & Communication Engineering PG – VDES

Course	e Code: 17EVEE804	Course Title: MEMS		
L-T-P:	2-0-1	Credits: 3	Contact Hrs: 40	
ISA M	arks: 50+100 ESA Marks: 50 Total Marks: 200		Total Marks: 200	
Teach	ing Hrs: 40		Exam Duration: 3 hrs	
No		Content		Hrs
1	_	Miniaturization, Applications, Wo	orking principles of Microsystems: MEMS with Micro-actuators – Airbag	·
2	these structures Materials for MEMS and Mi GaAS, Quartz, Polymers, pie	icrosystems: Silicon as a prefe ezo-resistors;	Mechanical, electrical), How to create erred material, Silicon compounds, Jnit processes in VLSI, Oxidation,	:
	Diffusion, Deposition, Etchin	g, Photolithography	acitive sensing techniques, Modeling,	
3			erical problem for each technique.	1
4	Case studies - MEMS reso	nator, PZR accelerometer (Com	mercial)	
5	Scaling laws in miniaturiz EM forces, Electricity, Nume		scaling in geometry, electrostatic forces,	
6	Modeling: Modeling technic Mechanical Modeling, MEMS MEMS as Inductor, Capacito	S CAD tools.	Electrical modeling (Lumped modeling),	

Program: VLSI Design & Embedded Systems		Teaching	
Course Title: Machine learning Course Code: 18EVEC708		Course Code: 18EVEC708	Hours
L-T-P: 3-0-1	Credits: 4	Contact Hours: 5 Hrs/week	
ISA Marks: 50	ESA Marks: 50	Total Marks: 100	1
Teaching Hours: 40 Hrs	Examination Duration: 3 hrs		1
Chapter No. 1: Introducti	on		
	ne Learning? Applications of Mach and Reinforcement learning, Datase	nine Learning, Types of Machine Learning: et formats, Basic terminologies.	05 Hrs

"Micro system Design", Stephen D. Senturia, Kluwer Academic Publishers, 2001.



Chapter No. 2: Supervised Learning	
Linear Regression, Logistic Regression Linear Regression: Single and Multiple variables, Sum of squares error function, The Gradient descent algorithm, Application, Logistic Regression, The cost function,	10 Hrs
Classification using logistic regression, one-vs-all classification using logistic regression, Regularization.	
Chapter No. 3: Supervised Learning: Neural Network	
Introduction to perception learning, Implementing simple gates XOR, AND, OR using neural network. Model representation, Gradient checking, Back propagation algorithm, Multi-class classification, Application- classifying digits, SVM.	10 Hrs
Chapter No. 4: Unsupervised Learning: Clustering	
Introduction, K means Clustering, Algorithm, Cost function, Application.	05Hrs
Chapter No. 5: Unsupervised Learning: Dimensionality reduction	
Dimensionality reduction, PCA- Principal Component Analysis. Applications, Clustering data and PCA.	05Hrs
Chapter No. 6: Machine Learning System Design	
Evaluating a hypothesis, Model selection, Bias and variance, error analysis, error metrics for skewed classes. Building a Model.	05 Hrs

Text Book (List of books as mentioned in the approved syllabus)

- 1. Tom Mitchell, Machine Learning, 1, McGraw-Hill., 1997
- 2. Christopher Bishop, Pattern Recognition and Machine Learning, 1, Springer, 2007

References

- 1. Video lectures by: Andrew Ng, Co-founder, Coursera; Adjunct Professor, Stanford University; formerly head of Baidu Al Group/Google Brain https://www.coursera.org/learn/machine-learning#
- 2. Trevor Hastie, Robert Tibshirani, Jerome Friedman, The Elements of Statistical Learning : Data Mining, Inference and Prediction, 2, Springer, 2009

Implementation Assignments:

- 1. Assignments are designed to explore the concepts like
 - Supervise and unsupervised learning,
 - · Clustering,
 - Regression and estimation
- 2. Motivate students to take up open challenges like Kaggle, walmart, ect
- 3. To explore different Machine Learning Tools/ Libraries.

Program: VLSI Design & Embedded Systems			Teaching
Course Title: Advanced Computer Architecture & Course Code: 17EDEC801 Programming		Hours	
L-T-P: 2-0-1	Credits: 3	Contact Hours: 4 Hrs/week	
ISA Marks: 50	ESA Marks: 50	Total Marks: 100	
Teaching Hours: 40 Hrs	Examination Duration: 3 hrs		
Chapter 1: Instructions: Representing Instructions in the Computer, ARM Addressing for 32-Bit Immediates and more complex addressing modes, Parallelism and Instructions: Synchronization,			
Translating and Starting a F	Program.		05



Objection On Arithmetic for Commuters	
Chapter 2: Arithmetic for Computers Addition and Subtraction, Multiplication, Division, Floating Point, Parallelism and Computer Architecture: Associativity.	05
Chapter 3: The Processor: Introduction, Logic Design Conventions, Building a Datapath, A Simple Implementation Scheme, An overview of pipelining, Pipelined datapath and control, Data Hazards: Forwarding versus Stalling, Control hazards, Exceptions, Parallelism and advanced instruction level parallelism, Real Stuff: AMD opteron pipeline, Advance Topic: an introduction to describe and model a pipeline and more pipelining illustrations.	10
Chapter 4: Large and Fast: Exploiting Memory Hierarchy	10
Introduction, The Basics of Caches, Measuring and Improving Cache Performance, Virtual Memory A Common Framework for Memory Hierarchies, Virtual machines, using a finite state machine to control a simple cache, Parallelism and memory hierarchy: cache coherence, Advanced material: Implementing cache controllers, Real Stuff: AMD Opteron & Intel Nehalem Memory hierarchies	
Chapter 5: Storage, Networks, and Other Peripherals	10
Introduction , Dependability, Reliability and Availability, Disk Storage, Flash storage, Connecting Processors, Memory, and I/O Devices, Interfacing I/O Devices to the Processor, Memory and Operating System, I/O Performance Measures: Examples from Disk and File Systems, Designing an I/O System, Parallelism and I/O: Redundant arrays of inexpensive disks, Real Stuff: Sun firwe x4150 server, Advanced topics: Networks	10
Chapter 6: Multicores, Multiprocessors and Clusters	
Introduction, Difficulty of creating parallel processing programs, Shared memory multiprocessors	
Clusters and other message passing multiprocessors, Hardware multithreading, SISD, MIMD, SIMD, SPMD, and vector, Introduction to graphics processing units, Introduction to multiprocessor network topologies, Multiprocessor benchmarks, Roofline: A simple performance model, Real Stuff: Benchmarking four multicores using the roofline model.	10

Text Books:

Computer Organization and Design, The hardware/Software interface, ARM edition

– David A. Patterson, John
L.Hennessy. 4th edition,MK publishers,2009

Reference Books:

1. Computer Architecture and Organization- John P. Hayes, 3rd edition, McGraw-Hill, 1998

Program: VLSI Design & Embedded Systems		
Course Title: System Simulation & Modeling Course Code: 17EDEE804		Course Code: 17EDEE804
L-T-P: 2-0-1 Credits: 3		Contact Hours: 4
CIE Marks: 50	SEE Marks: 50	Total Marks: 100
Teaching Hours: 26	Examination Duration: 3 hours	



1.	Introduction: Simulation Examples	2 hrs
2.	Statistical models: Discrete distribution and continuous distribution and empirical distribution(ch5)	2 hrs
3.	Queuing models: Characteristics, steady state behavior of finite and infinite population models, network of queues. (ch6)	2 hrs
4.	Random number generation, techniques and tests, random variate generation: Inverse transform techniques, direct transformation, convolution methods, acceptance and rejection techniques (ch7 and ch8).	5 hrs
5.	Input modeling: Parameter estimation, goodness fit test, multivariate and time series input models (ch9).	5 hrs
6.	Verification and Validation of Simulation models: Model building, calibration and validation (ch10).	5 hrs
7.	Output analysis for single model: Types, stochastic nature of output data, measure of performance of output data and estimation, output analysis for terminating simulations, output analysis of steady state simulation.	5 hrs

Text Books

- **1.** "An .Jerry Banks, John S. Carson II, Barry L Nelson and David M. Nicol, "Discrete event system simulation", PHI, III edition 2005
- 2. 2.Averill M. Law and W. David Kelton, "Simulation modelling and Analysis", Tata McGraw-Hill, III edition.2003

Reference books

- 1. Raj Jain, The Art of Computer Systems Performance Evaluation, John Wiley and Sons, Inc., 1991.
- 2. Edward Lazowska, John Zahorjan, Scott Graham, and Kenneth Sevcik, Computer Systems Analysis Using Network Models, Prentice-Hall Inc., 1984.
- 3. Leonard Kleinrock, Queueing Systems Theory- Volume I, John Wiley and Sons, Inc., 1975.
- 4. Morris H. DeGroot and Mark J. Schervish, Probability and Statistics (Third Edition), Addision-Wesley, 2002

Progra	am: VLSI Design & Embedded	Systems		
Course Title: System on Chip			Course Code: 19EVEE702	
L-T-P-SS: 4-0-0-0 CIE Marks: 50		Credits: 4 SEE Marks: 50	Contact Hours: 4 Total Marks: 100	
1.		Options: Overview of verification, challed tic technologies, Formal technologies in options.	•	10 hrs
2.	Verification Methodology: Verification plans, Testbench creation, Testbench migration, Verification languages, Verification device test, System level verification, Verification IP Reuse, Verification approaches.			
3.	System level Verification: testbench, System testbench n	System design, System verification, nigration, Bluetooth SOC.	Applying the system level	10 hrs
4.	Equivalence checking method	Netlist verification, Bluetooth SOC arb ology, RTL to RTL verification, RTL to 0 Static timing verification and analysis.		10 hrs
5.		system on chip testing, SOC test issues, ST of programmable resources, Embedo		10 hrs

Text Books

1. Prakash Rashinkar, Peter Paterson, Leena Singh, "SOC Verification -Methodology and Techniques",



Springer 2000

2. Laung-Terng Wang, Charles E. Stroud, Nur A. Touba, "System-on-chip Test Architectures", 2008.

Reference books

- 1. J-M. Berge, O. Levia, J. Rouillard: Hardware/Software Co-Design and Co-Verification, Kluwer, 1997.
- 2. M. L. Bushnell and V. D. Agrawal, Essential of Electronics Testing for Digital, Memory and Mixed-Signal Circuits, Kluwer Academic Publishers, 2001.
- 3. Thomas Kropf, "Introduction to Formal Hardware Verification", Springer 1999.

Program: VLSI Design & Embedded Systems						
Course Title: Automotive Electronics and Communication Course Code: 19EVE		Course Code: 19EVEC701				
L-T-P: 4-0-1	Credits: 5	Contact Hours: 5 hrs				
ISA Marks: 50	ESA Marks: 50	Total Marks: 100				
Teaching Hours: 50	Examination Duration: 3 hrs					
Chapter No: 1.Automotive S	ystems, Design cycle and Aut	omotive industry overview	9 hrs			
Overview of Automotive industry, Vehicle functional domains and their requirements, automotive supply chain, global challenges. Role of technology in Automotive Electronics and interdisciplinary design. Introduction to modern automotive systems and need for electronics in automobiles and application areas of electronic systems in modern automobiles, Introduction to power train, Automotive transmissions system ,Vehicle braking fundamentals, Steering Control, ,Overview of Hybrid Vehicles, ECU Design Cycle: Types of model development cycles(V and A), Components of ECU, Examples of ECU on Chassis, Infotainment, Body Electronics and cluster.						
Chapter No: 2. Embedded system in Automotive Applications & Automotive safety systems			10 hrs			
Automotive grade microcontrollers: Architectural attributes relevant to automotive applications, Automotive grade processors ex: Renesas, Quorivva, and Infineon. EMS: Engine control functions, Fuel control, Electronic systems in Engines, Development of control algorithm for EMS, Look-up tables and maps, Need of maps, Procedure to generate maps, Fuel maps/tables, Ignition maps/tables, Engine calibration, Torque table, Dynamometer testing Safety Systems in Automobiles: Active and Passive safety systems: ABS, TCS, ESP, Brake assist, Airbag systems etc.						
Chapter No: 3. Automotive Sensors and Actuators			9 hrs			
Sensor characteristics, Sensor response, Sensor error, Redundancy of sensors in ECUs, Avoiding redundancy, Smart Nodes, Examples of sensors: Accelerometer (knock sensors), wheel speed sensors, Engine speed sensor, Vehicle speed sensor, Throttle position sensor, Temperature sensor, Mass air flow (MAF) rate sensor, Exhaust gas oxygen concentration sensor, Throttle plate angular position sensor, Crankshaft angular position/RPM sensor, Manifold Absolute Pressure (MAP) sensor. Actuators: Engine Control Actuators, Solenoid actuator, Exhaust Gas Recirculation Actuator.						
Chapter No: 4. Automotive of	ommunication protocols		10 hrs			
Overview of Automotive communication protocols: need for communication in Automotive, overview of vehicle network architecture, need for CAN in Automotive, CAN Bus logic, CAN frame formats, CAN bus fault confinement, LIN, Flex Ray, MOST.						
Chapter No: 5. Advanced Driver Assistance Systems (ADAS) and Functional safety standards						
Advanced Driver Assistance Systems (ADAS):Examples of assistance applications: Lane Departure Warning, Collision Warning, Automatic Cruise Control, Pedestrian Protection, Headlights Control, Connected Cars technology and trends towards Autonomous vehicles. Functional Safety: Need for safety standard-ISO 26262, safety concept, safety process for product life cycle, safety by design, validation.						
Chapter No: 6. Diagnostics						
Fundamentals of Diagnostics: Basic wiring system and Multiplex wiring system, Preliminary checks						



PG - VDES

and adjustments, Self-diagnostic system. Fault finding and corrective measures, Electronic transmission checks and Diagnosis, Diagnostic procedures and sequence, On board and off board diagnostics in Automobiles, OBDII, Concept of DTCs, DLC, MIL, Freeze Frames, History memory, Diagnostic tools, Diagnostic protocols: KWP2000 and UDS.

Text books:

- 2. William B. Ribbens, Understanding Automotive Electronics, 6, Newnes Publications, 2003
- 3. Denton.T, Automobile Electrical and Electronic Systems, Edward Arnold, 1995

References:

- 6. William T.M., Automotive Electronic Systems, Heiemann Ltd., London, 1978
- 7. Nicholas Navet, Automotive Embedded System Handbook, CRC Press, 2009

Lab:

- 9. Demonstration of cut section modules: Engine, Transmission, Steering, Braking, Suspension Automobile dept.
- 10. Electronic engine control system: Injection and Ignition control system Transmission trainer modules
- 11. Modeling an engine Vehicle model simulation with Simulink using PI CONTROLLER
- 12. Basic gate logic simulation and modeling using Simulink and realization on the hardware platform.
- 13. Seat belt warning system simulation and modeling using Simulink and realization on the hardware platform. Vehicle speed control based on the gear input simulation and modeling using Simulink and realization on the hardware platform.
- 14. Throttle control modeling and simulation using Simulink and realization on the hardware platform.
- 15. Accelerator pedal interfacing software modeling and simulation using Simulink and realization on the hardware platform.
- 16. Develop matlab code for stepper motor control and convert it to Simulink model and port it to embedded hardware

Program: VLSI Design & Embedded Sy	rstems				
Course Title: AUTOSAR and Infotainment		Course Code: 19EVEE707			
L-T-P : 2-0-1	Credits: 3	Contact Hrs: 4			
CIA Marks: 50	SEE Marks: 50	Total Marks: 100			
Teaching Hrs: 24	Exam Duration: 3 hrs				
Chapter No. 1: AUTOSAR Fundamentals Evolution of AUTOSAR – Motivations and Objectives AUTOSAR consortium – Stake holders – work Packages, AUTOSAR Partnership, Goals of the partnership, Organization of the partnership, AUTOSAR specification, AUTOSAR Current development status, BSW Conformance classes: ICC1, ICC2, ICC3, and Drawbacks of AUTOSAR.			4 hrs		
Chapter No. 2: AUTOSAR layered Architecture AUTOSAR Basic software, Details on the various layers, Details on the stacks Virtual Function Bus (VFB) Concept Overview of AUTOSAR Methodology, Tools and Technologies for AUTOSAR AUTOSAR Application Software Component (SW-C), Types of SW-components AUTOSAR Run Time Environment (RTE): RTE Generation Process: Contract Phase, Generation Phase, MCAL, IO HW Abstraction Layer, Partial Networking, Multicore, J1939 Overview, AUTOSAR Ethernet, AUTOSAR E2E Overview, AUTOSAR XCP, Metamodel, From the model to the process, Software development process.					
Unit - 2					
Chapter No. 3: Methodology of AUTOSAR and Communication in AUTOSAR CAN Communication, Application Layer and RTE, intra and inter ECU communication, Client-Server Communication, Sender-Receiver, Communication, CAN Driver, Communication Manager (ComM), Overview of Diagnostics Event and Communication Manager					



Chapter No. 4: BSW Development and Integration				
BSW Constituents: Memory layer, COM and Services layer, ECU abstraction, AUTOSAR, Operating system, Interfaces: Standard interface, AUTOSAR standardized interface, BSW-RTE interface,(AUTOSAR interface), BSW-ECU hardware interface, Complex device drivers and BSW module configuration, AUTOSAR Integration.				
Chapter No. Chapter 5: Infotainment Systems in Automobiles	4 hrs			
Infotainment Systems Fundamentals: Radio, Multimedia, and Navigation: Introduction to In Vehicle Infotainment (IVI) systems, Use of operating systems in IVI, GENIVI Alliance, Tuner: AM/FM, XM/Sirrus, DAB/DMB, Software Defined Radio; Concepts of HD, radio, Ensemble, Traffic Announcements, Spread Spectrum, d. Multimedia: Types of Media; Music, Video, Podcasts, etc. Media management; Playback, Track Control, Metadata, Playlists, Categories, Trick play, Audio/Video Source Management, Navigation: Points of Interests, Routes, Waypoints, Dead Reckoning position, Traffic Info, GLONASS, GNSS, RTK, GPS, and SBAS/GBAS,INS f. Media types: CD, DVD, CDDA, USB, SDCARD, Media Formats:MP3, WMV, RealAudio/Video, QTP, Architecture – Design Patterns - Proxies, Adaptors, Interfaces, Singleton, Factory method				
Chapter No. Chapter 6: Communication Systems in Automobiles	4 hrs			
Automotive & Consumer Electronic Communication Systems: Introduction to Bluetooth – Pairing, HFP, A2DP, PAN, PBAP, DUN, Concepts of MOST network, DLNA, AVB, Concepts of TCP/IP, Ethernet, WiFi, WiFi Direct, MyWiFi and CAN, Mirror link, Tethering				
Text Books (List of books as mentioned in the approved syllabus)				

Ronald K. Jurgen, Infotainment systems, 2007, SAE International, 2007