

Program: Digital Electronics			
Course Title: Principles and Practic	es of Engineering Education	Course Code: 15ECRC	701
L-T-P: 2-0-1	Credits: 3	Contact Hours: 3	
ISA Marks: 50	ESA Marks: 50	Total Marks: 100	
Teaching Hours: 40	Examination Duration: 3 hrs		
1. Fundamental Principles of Teac	ching and Learning		8 Hours
2. Learning Styles and Theories			8 Hours
3. Instructional Design Models and Technology Enhanced Learning		8 Hours	
4. Assessment and Evaluation		8 Hours	
5. Engineering Learning Modules		0 110010	
			o nours

Progra	m: Digital Electronics			
Course	Course Title: Fault diagnoses and testing for VLSI circuitsCourse Code: 15EDEC708			
L-T-P:	4-0-0	Credits: 4	Contact Hours: 4	
CIE Ma	arks: 50	SEE Marks: 50	Total Marks: 100	
Teachi	ing Hours: 50	Examination Duration: 3 hours		
1.	Threshold Logic:Introduction,	Synthesis of threshold networks.		5 hrs
2.	Reliable Design And Fault D Circuits, Fault Location Experir Circuits, Failure Tolerant Desig	iagnosis:Different types of Faults, Fault nents, Different approaches used in fault n, Quadded Logic.	Detection in Combinational t diagnosis of Combinational	15 hrs
3.	 Capabilities, Minimization and Transformation of Sequential Machines: Finite State Model (FSM) used in Machine design, Capabilities & Limitations of finite state machines, State equivalence and machine minimization, Simplification of incompletely specified machines. 			10hrs
4.	4. Structure of Sequential Machines:			
	State Assignments Using Partitions, The Lattice of Closed Partitions, Reduction of the Output Dependency, Input Independence and Autonomous Clocks, Covers and Generation of Closed Partitions by State Splitting, Information Flow in Sequential Machines, Machine Decomposition.		10 hrs	
5.	State-Identification And Faul	t-Detection		
	Fault detection / location Experiments, Machine Identification, Fault-Detection Experiments, Design of Diagnosable Machines, Second Algorithm for the Design of Fault-Detection Experiments, Fault-Detection Experiments for Machines, Which have no Distinguishing Sequences.			10 hrs
Text B	ooks			
1.	Khohavi ZVI Switching and Fin	ite Automata Theory, 2ed., TMH, 1999,		
Reference Books:				
2.	Samuel Lee Digital Circuits & L	ogic Design, PHI, 1990.		

Program: Digital Electronics			
Course Title: Real Time Embedded System labCourse Code: 15EDEP706			
L-T-P: 0-0-1	Credits: 1	Contact Hours: 2	
CIE Marks: 80	SEE Marks: 20	Total Marks: 100	
Lab Hours: 20	Examination Duration: 3 hours		



Experiments

- I Advanced Embedded Systems
- 1. Use any EDA (Electronic Design Automation) tool to learn the Embedded Hardware Design and for PCB design.
- 2. Familiarize the different entities for the circuit diagram design.
- 3. Familiarize with the layout design tool, building blocks, component placement, routings, design rule checking etc.
- II Embedded Programming Concepts (RTOS)
- 4. Create "n" number of child threads. Each thread prints the message " I"m in thread number …" and sleeps for 50 ms and then quits. The main thread waits for complete execution of all the child threads and then quits. Compile and execute in Linux.
- 5. Implement the multithread application satisfying the following :

i.Two child threads are crated with normal priority.

ii. Thread 1 receives and prints its priority and sleeps for 50ms and then quits.

iii.Thread 2 prints the priority of the thread 1 and rises its priority to above normal and retrieves the new priority of thread 1, prints it and then quits.

iv The main thread waits for the child thread to complete its job and quits.

- 6. Implement the usage of anonymous pipe with 512 bytes for data sharing between parent and child processes using handle inheritance mechanism.
- 7. Test the program below using multithread application-

i.The main thread creates a child thread with default stack size and name Child_Thread".

ii. The main thread sends user defined messages and the message "WM_QUIT" randomly to the child thread.

iii. The child thread processes the message posted by the main thread and quits when it receives the "WM_QUIT" message.

iv. The main thread checks the termination of the child thread and quits when the child thread complete its execution.

v. The main thread continues sending the random messages to the child thread till the "WM_QUIT" message is sent to child thread.

vi. The messaging mechanism between the main thread and child thread is synchronous.

Program: Digital Electronics			
Course Title: Data Structure us	sing C	Course Code: 17EDEC701	
L-T-P: 0-0-1	Credits: Audit	Contact Hours: 2	
ISA Marks: 80	ESA Marks: 20	Total Marks: 100	
Teaching Hours: 25	Examination Duration: -		
Chapter 01:C language features			5 Hrs
Pointers revisited, Strings, Structures – Basics, Structures and functions, Arrays of structures, Pointers to			
Structures, Self Referential Struct	tures, Unions and bit fields, Flies.		5 Uro
Definition Depresentation and A	o nnlightigns of stock Definitions ron	recontation and applications of linear	SHIS
Definition, Representation and Applications of stack. Definitions, representation and applications of linear,			
circular, queues, multiple queues, priority queue. Recursion			
Chapter 03:Lists			5 Hrs
Linked lists, singly, doubly, circul	ar lists, definitions, representations.	Implementation of list operations,	
applications – polynomial addition, addition of long integers. Linked stacks, Linked Queues			



Chapter 04:Trees 5 Hrs			
Binary trees – Definitions, traversals (recursive and iterative versions), Building and searching, Threaded			
Binary trees, Trees and their applications			
Exchange sorts, Selection and tree sorts, Merge and radix sorts	5 Hrs		
Text Book			
1. Aaron M. Tenenbaum, et al, Data Structures using C, II Edition, PHI, 2006			
2. Horowitz, Sahani, Anderson-Feed, Fundamentals of Data Structures in C, II Edition, University, 2008			
References			
1. E Balaguruswamy, The ANSI C programming Language, II Edition, PHI, 2010			
2. Yashavant Kanetkar, Data Structures through C, II Edition, BPB public, 2010			
3. Richard F. Gilberg, Behrouz A. Forouzan, Data Structures: A Pseudocode Approach With C, II			
Edition, Course Tec, 2009			
Lab:			
1. Programs on Pointer concepts.			
2. Programs on string handling functions, structures union And bit-files.			
3. Programming on files			
4. Programming on stacks data structures			
5. Programs on implementation of different queue data structures.			
6. Programs on implementation of different types of Linked lists			
7. Programs on Implementation of trees			
8. Programs to implement different sorting techniques.			
9. Programming on graph			
10. Programming on hashing tables			
11. Design and implement stack queue data structures			
12. Design and implement linked list data structures			
13. project			

Program: Digital Electronics			
Course Title: Analog and Digital Circ	cuits	Course Code: 17EDEC70)2
L-T-P: 2-0-1	Credits: 3	Contact Hours: 4	
ISA Marks: 50+100	ESA Marks: 50	Total Marks: 200	
Teaching Hours: 24	Examination Duration: -		
Applications of theorems. RLC Circuits Combinational circuits and Sequential circuits Case study Devices: Diodes, MOSFETs. Diode circuits: clipping, clamping, rectifier. Design of BJT and MOSFET single-and multi-stage amplifiers, Feedback amplifier, Oscillator, Op-amp linear & non linear applications. Digital Circuits			8 Hrs 8 Hrs
Combinational Circuits: Adder, encoder & decoder, MUX& DEMUX, Comparator. Sequential Circuits: Latches, Flip Flops, Shift Registers, Design of Synchronous counters and Asynchronous counters.			
<u>Conventional control systems</u> : R-H Stability criterion, Root locus, Bode plots and Nyquist stability criterion.			8 Hrs
Tools: Simulink, MATLAB, Proteus	, Pspics, Cadence, LabView, Microcap	, OrCAD	



Reference Books:

- 1. A.S. Sedra & K.C. Smith, Microelectronic Circuits, 5th Edition, Oxford Univ. Press, 1999
- 2. Jacob Millman and Christos Halkias, Integrated Electronics, McGraw Hill,
- 3. John M Yarbrough, Digital Logic Applications and Design, Thomson Learning, 2001
- 4. David A. Bell, Electronic Devices and Circuits, 4th edition, PHI publication, 2007
- 5. Grey, Hurst, Lewis and Meyer, Analysis and design of analog integrated circuits, 4th edition.
- 6. Charles H Roth, Jr; Fundamentals of Logic Design, Thomson Learning, 2004.
- 7. Zvi Kohavi, Switching and Finite Automata Theory, 2ed, TMH

Ogata, Modern Control Theory, 4th ed, PHI.

Lab: Analog Electronics Lab

8.

- 1. Study & analyze Diode Clipping and Clamping (single/double ended) circuits.
- 2. Implement the RLC circuit to study the transient response.
- 3. Design an Amplifier using MOSFÉT and determine its gain, input & output impedance.
- 4. To implement an amplifier with negative feedback & show the effect of negative feedback on input impedance; output impedance & gain of the amplifier using MOSFET.
- 5. Study of transformer-less Class B push pull power amplifier and determination of its conversion efficiency
- 6. Design an amplifier for an unity gain and high input impedance using MOSFET. Suggest suitable techniques to increase the input impedance and verify the same.

Digital Circuits lab

- 1. Design and implement BCD adder and Subtractor using 4 bit parallel adder
- 2. Design and implement n bit magnitude comparator using 4- bit comparators
- 3. Design and implement Ring and Johnson counter using shift register.
- 4. Design and implement 8 bit ALU.

Tools: Simulink, Proteus, Pspics, Cadence, LabView, Microcap, OrCAD, MATLAB.

Program: I Semester Master of Technology (Digital Electronics)			Teaching
Course Title: Principles of Embedded Systems Course Code: 17EDEC703		Course Code: 17EDEC703	Hours
L-T-P: 0-0-2	Credits: 2	Contact Hours: 4 Hrs/week	
ISA Marks: 80	ESA Marks: 20	Total Marks: 100	
Teaching Hours: 42 Hrs	Examination Duration:		
1. Introduction to embedded system: Introduction, Classification of Embedded System, Major Application Areas, Purpose of Embedded System. Characteristics and quality attributes of Embedded Systems, Design Metric and Optimizing the metrics.		06 Hrs	
2. Typical Embedded Systems: Core of Embedded System-processor fundamentals, up vs uc, risc vs cisc, vonneumann vs Harvard, 8051 controller architecture and programmer model, Memory, Sensor and Actuators, Communication Network, Embedded Firmware		08 Hrs	
3. Low Level programming Concepts:			
Addressing Modes, Instruction Set and Assembly Language programming(ALP), Developing, Building, and Debugging ALP's		08 Hrs	
4. Middle Level Progra	amming Concepts:		
Cross Compiler, Embedded C language implementation, programming, & debugging, Differences from ANSI-C, Memory Models, Use of directives, Functions, Parameter passing and return types		02 Hrs	



Po	5. On-Chip Peripherals Study, Programming, and Application: rts: Input/Output, Timers & Counters, UART, Interrupts	08 Hrs
	6. External Interfaces Study, Programming and Applications :	
LE Inte Ke	DS, Switches(Momentary type, Toggle type), Seven Segment Display: (Normal mode, BCD mode, ernal Multiplexing & External Multiplexing), LCD (8bit, 4bit, Busy flag, custom character generation), ypad Matrix, Stepper Motor, DC Motor	10 Hrs
Те	xt Books	
1.	Introduction to Embedded Systems 1E by Shibu K V.	
2.	Kenneth J. Ayala ; "The 8051 Microcontroller Architecture, Programming & Applications" 2e, Penram Ir 1996 / Thomson Learning 2005	iternational,
3.	Muhammad Ali Mazidi and Janice Gillespie Mazidi and Rollin D. McKinlay; "The 8051 Microcontroller a Embedded Systems – using assembly and C "- PHI, 2006 / Pearson, 2006	ınd
Re	ferences	
1.	Embedded System Design: A Unified Hardware/Software Introduction – Frank Vahid, Tony Givargis, J Sons, Inc.2002	ohn Wiley &
2.	Predko ; "Programming and Customizing the 8051 Microcontroller" –, TMH	
3.	Raj Kamal, "Microcontrollers: Architecture, Programming, Interfacing and System Design", Pearson Ec 2005	lucation,

Program: Digital Electronics		Teaching	
Course Title: Fundamenta	Is of signal processing	Course Code: 17EDEC704	Hours
L-T-P: 3-0-1	Credits: 4	Contact Hours: 5 Hrs/week	
ISA Marks: 50	ESA Marks: 50	Total Marks: 100	
Teaching Hours: 40 Hrs	Examination Duration: 3 hrs		
Chapter No. 1. Introduction	on		
Definition of a signals and signals, Systems viewed as	systems, classification of signals, bain interconnection of operation, propertion	asic operation on signals, elementary ies of systems.	08 Hrs
Chapter No. 2. Time-Doma	ain representation for LTI systems		
Convolution, Impulse resporting impulse response representation	nse representation, convolution sum ation.	and convolution integral. Properties of	08 Hrs
Chapter No. 3. Discrete Fo	ourier Transforms		
Discrete Fourier Transforms (DFT): Frequency domain sampling and reconstruction of discrete time signals. DFT as a linear transformation, its relationship with other transforms. use of DFT in linear filtering, overlap-save and overlap-add method. Fast-Fourier-Transform (FFT) need for efficient computation of the DFT (i.e. FFT algorithms). Radix-2 FFT algorithm for the computation of DFT and IDFT: decimation-in-time and decimation-in-frequency algorithms. Composite FFT.		08 Hrs	
Chapter No. 4. Design of a	digital filters		
Design of digital filters: Considerations and Characteristics of practical digital filters. Design of digital filters: symmetric and anti symmetric FIR filters, design of linear phase FIR filters using windowing method- Rectangular, Hamming, Hanning, Bartlet and Kaiser windows. Design of linear phase FIR filters using frequency sampling technique.		08Hrs	
Chapter No. 5. Design of I	IR filters from analog filters		
Design of IIR filters from bilinear transformation. Cha	analog filters: Approximation of de racteristics of commonly used Analo	rivative, Impulse invariance method, g Filters: Butterworth and Chebyshev	08Hrs



filters. Frequency transformation in the digital domain

Text Books

- 1. Simon Haykin and Barry Van Veen, Signals and Systems, second, John Wiley & Sons, 2002
- Proakis & Monalakis, Digital signal processing Principles Algorithms & Applications, 4th Edition, PHI, New Delhi, 2007

References

 Alan V. Oppenheim, Alan S Willsky and S. Hamid Nawab, Signals and Systems, second, Pearson Education Asia, 1997

Implementation Assignments:

- 1. Implementation assignments are designed using Python. Ex:
 - Generate different elementary signals and perform mathematical operations on them.
 - \circ Calculate N point DFT and find the cost of computation, justify the use of FFT algorithms to calculate DFT.
 - Design Filters (FIR/IIR) for given specifications.
- 2. Explore the feature of SDR to build signal processing applications like,
 - o Noise cancellation
 - Audio file editing

Program: I Semester Master of Technology (Digital Electronics)		Teaching	
Course Title: RISC Architectures Course Code: 17EDEC706		Hours	
L-T-P: 3-0-1	Credits: 4	Contact Hours: 3 Hrs/week	
ISA Marks: 50+100	ESA Marks: 50	Total Marks: 200	
Teaching Hours: 46 Hrs	Examination Duration:		
 The 32 bit RISC Architecture: The Acorn RISC machine, Architectural inheritance, Architecture of ARM7TDMI, ARM programmers model, ARM development tools, 3 stage pipeline ARM organization, ARM instruction execution. 		ure of ARM7TDMI, ARM programmers tion, ARM instruction execution.	06 Hrs
2. 32 bit Instruction set: Data processing instruction, Branch instruction, Load store instruction, Software interrupt instruction, Program status register instruction, Conditional execution, Example programs, 16bit Instruction set- The Thumb programmer model, ARM-Thumb interworking, other branch instructions, Data processing instructions, Single/Multiple register load store instruction, Stack operation, Software interrupt instructions example programs			06 Hrs
3. Exception Handling: Introduction, Interrupts, error conditions, processor exception sequence, the vector table, Exception handlers, Exception priorities, Procedures for handling exceptions.		04 Hrs	
4. Memory Hierarchy Design: Cache basics, Miss rate and penalty, Cache Hierarchy, Memory Organizations, Memory Hierarchy.		06 Hrs	
5. Pipelining: Linear pipeline processor, Nonlinear pipeline processor, Instruction pipeline design, Branch handling techniques, Arithmetic pipeline design, Computer arithmetic principles, Static arithmetic pipeline, Multifunctional arithmetic pipeline.		08 Hrs	
6. Cortex M4 : Functional description, pro	ogrammer's model, memory prote	ction unit, nested vectored interrupt	06 Hrs



controller.	
7. Multi-Core Architectures : Introduction to Intel Architecture, How an Intel Architecture System works, Basic Components of the Intel Core 2 Duo Processor: The CPU, Memory Controller, I/O Controller.	07 Hrs
8. Current Trends in Intel Architectures and Applications : Seminar on current trends in Intel Architectures	03 Hrs



Text Books

- 1. "ARM System- on-Chip Architecture" by 'Steve Furber', LPE, Second Edition.
- 2. "ARM Assembly Language fundamentals and Techniques" by William Hohl, CRC press, 2009.
- 3. D. A. Patterson and J. L. Hennessey "Computer Organization and Design", Morgan , Kaufmann, 2002
- 4. H. Jonathan Chao and Bin Liu, "High performance switches & routers", Wiley Interscience, 2007.
- 5. Kai Hwang, "Advanced Computer Architecture TMH 1993
- 6. Web resources for Example Architectures of INTEL and Texas Instruments: http://download.intel.com/design/intarch/papers/321087.pdf

References

- 1. Kai Hwang, Faye A. Briggs, Computers Architecture and Parallel Processing MGH 1985
- 2. David E Culler, Jaswinder Pal Singh, Anoop Gupta "Parallel Computer Architecture", Harcourt Asia Pte Ltd 2000
- 3. Stalling W." Computer Organization and Architecture- Designing for performance" PHI,2005
- 4. D. Sima, T. Fountain, P.Kasuk," Advanced Computer Architecture-A Design Space Approach" Addisson Wesley, 1997.
- 5. M. J. Flynn,"Computer Architecture, Pipelined And Parallel Processing", Narosa Publications, 1998.

List of Experiments:

- 1. Write an ALP to verify data transfer w.r.t memory to achieve following
 - i. 8 bit data transfer
 - ii. 16 bit data transfer
 - iii. 32 bit data transfer
- 2. Write an ALP for Tables and lists to do following:
 - i. Add an entry to a list
- ii. Remove an element from the queue
- 3. Write an ALP to pass parameters to a subroutine.
 - i. Ascending order
 - ii. Descending order
- 4. Write a 'C' program & demonstrate an interfacing of Alphanumeric LCD 2X16 panel to LPC2148Microcontroller
- 5. Write a 'C' program & demonstrate concept of Interrupts interface to LPC2148 Microcontroller.
- 6. Write a 'C' program & demonstrate an interfacing of DAC to LPC2148 Microcontroller.
- 7. Write a 'C' program & demonstrate an interfacing of UART to LPC2148 Microcontroller.
- 8. Write a 'C' program & demonstrate an interfacing of ADC to LPC2148 Microcontroller.
- 9. Write a 'C' program & demonstrate an interfacing of RTC to LPC2148 and read time, date and year.
- 10. Write a 'C' program & demonstrate interface I2C to LPC2148
- 11. Develop a code for college bell system. (Use the following interfaces LCD, RTC and Buzzer).

Reference Books

- 1. "ARM System- on-Chip Architecture" by 'Steve Furber", LPE, Second Edition.
- 2. "Embedded Systems- Architecture, Programming and Design" by Raj Kamal, TMH
- Dr. K.V.K.K. Prasad, "Embedded/Real-time systems: concepts, Design & Programming", published by dreamtech press.

Manual

- 1. LPC2148 datasheet by NXP.
- 2. LPC2148 board manual by ALS, Bangalore.

Program: I Semester Master of Technology (Digital Electronics)		Teaching
Course Title: Machine learning	Course Code: 17EDEC705	Hours



L-T-P: 3-0-1	Credits: 4	Contact Hours: 5 Hrs/week	
ISA Marks: 50+100	ESA Marks: 50	Total Marks: 200	
Teaching Hours: 40 Hrs	Examination Duration: 3 hrs		
Chapter No. 1: Introduction	้วท		
Introduction What is Mach	nine Learning? Applications of Ma	achine Learning, Types of Machine	05 Hrs
Learning: Supervised, U	nsupervised and Reinforcement	learning, Dataset formats, Basic	
Chanter No. 2: Supervised	d Learning		
Linear Regression Logistic	Regression Linear Regression: Si	ingle and Multiple variables. Sum of	
squares error function, The	Gradient descent algorithm, Applic	cation, Logistic Regression, The cost	10 Hrs
function, Classification usir	ng logistic regression, one-vs-all cla	assification using logistic regression,	
Regularization.			
Chapter No. 3: Supervised	d Learning: Neural Network		
Introduction to perception le	arning, Implementing simple gates a	XOR, AND, OR using neural network.	10 Hrs
Application- classifying digits	s, SVM.		
Chapter No. 4: Unsupervi	sed Learning: Clustering		
Introduction, K means Clust	Introduction, K means Clustering, Algorithm, Cost function, Application. 05Hrs		
Chapter No. 5: Unsupervised Learning: Dimensionality reduction			
Dimensionality reduction, PCA- Principal Component Analysis. Applications, Clustering data and PCA.			
Chapter No. 6: Machine L	earning System Design		
Evaluating a hypothesis, Mo	odel selection, Bias and variance, er	ror analysis, error metrics for skewed	05 Hrs
classes. Building a Model.			
Text Book (List of books as	mentioned in the approved syllabus))	
2 Christopher Bisbon	Pattern Recognition and Machine L	arning 1 Springer 2007	
References			
 Trevor Hastie, Robert Tibshirani, Jerome Friedman, The Elements of Statistical Learning : Data Mining, Inference and Prediction, 2, Springer, 2009 			
Implementation Assignments:			
1. Assignments are designed to explore the concepts like			
Supervise and unsupervised learning,			
Clustering,			
Regression and estimation			
2. Motivate students to take up open challenges like Kaggle, walmart, ect			

Program: Digital Electronics			Teaching
Course Title: Electronic Sy	stem Design	Course Code: 17EDEC707	Hours
L-T-P: 0-0-3	Credits: 3	Contact Hours:6 Hrs/week	
ISA Marks: 100	ESA Marks:	Total Marks: 100	



Teaching Hours: 25 Hrs	Examination Duration:		
To level specifications, Block level specifications, Timing of micro architecture, Verification and test plan, Schematic capture			
Simulation, Advanced simulation, Signal Integrity			05 Hrs
PCB layout- Floor planning, component pre planning, PCB printing- 2 layer			05 Hrs
Functionality and performance check, Failure analysis, Validation and system integration			05 Hrs
System Analysis			05 Hrs

References

- 1. A. S Sedra and KC Smith, Microelectronic circuits, Oxford, 1998.
- 2. G.L. Ginsberg, Printed Circuit Design, McGraw Hill, 1991.

Program: Digital Electronics			
Course Title: Automotive Electronics Course Code: 17EDE		EC708	
L-T-P: 3-0-1	Credits: 4	Contact Hours: 5	
ISA Marks: 50+100	ESA Marks: 50	Total Marks: 200	
Teaching Hours: 40	Examination Duration: 3 hrs		
Chapter No. 1. Automotive Fun	damentals Overview		8Hrs
Introduction to Automotive Ir classifications and specifications electronics in the automobiles Fo plug, Spark pulse generation, Ign System.	ndustry and Modern Automotiv need for electronics in automobiles our Stroke Cycle, Engine Control, Ig ition Timing, Drive Train, Transmiss	e Systems Vehicle s, Application areas of gnition System, Spark sion, Brakes, Steering	7Hrs
Chapter No. 2. Sensors and Ac	tuators		
Oxygen (O2/EGO) Sensors, Throttle Position Sensor (TPS), Engine Crankshaft Angular Position (CKP) Sensor, Magnetic Reluctance Position Sensor, Engine Speed Sensor, Ignition Timing Sensor, Hall effect Position Sensor, Optical Crankshaft Position Sensor, Manifold Absolute Pressure (MAP) Sensor Strain gauge, Engine Coolant Temperature (ECT) Sensor, Knock Sensor, Throttle angle sensor, Fuel Injector Actuator, Ignition Actuator			
Chapter No. 3. Electronic Engine Control			
Engine parameters, variables, Engine Performance terms, Electronic Fuel Control System, Electronic Ignition control, Idle sped control, EGR Control		5Hrs	
Chapter No. 4. Vehicle Motion Control and Safety Systems			
Cruise Control, Antilock Brake System (ABS), Electronic Steering Control, Power Steering, Traction Control, Electronic Stability Program.			6Hrs
Chapter No:5. Automotive communication protocols			3Hrs
Overview of Automotive communication protocols : CAN, LIN.			
Chapter No. 6. Advanced Driver Assistance Systems (ADAS) Lane Departure Warning, Collision Warning, Automatic Cruise Control, Pedestrian Protection, Headlights Control, Connected Cars technology and trends towards Autonomous vehicles.			5Hrs
Chapter No. 7. Automotive safe Functional Safety: Need for safet product life cycle, safety by desig	ety standards ISO26262 and Diag y standard-ISO 26262, safety conce n, validation.	nostics ept, safety process for	6Hrs



Fui Pre me	ndamentals of Diagnostics: Basic wiring system and Multiplex wiring system, eliminary checks and adjustments, Self-diagnostic system. Fault finding and corrective asures, OBD & off board diagnostic.		
Те	ext books:		
	1. Denton.T – Automobile Electrical and Electronic Systems, Edward Arnold publication, 1995.		
Re	ferences:		
	1. William T.M – Automotive Electronic Systems, Heiemann Ltd., London ,1978.		
	2. Nicholas Navet – Automotive Embedded System Handbook, CRC Press, 2009.		
	3. BOSCH Automotive Handbook, Wiley Publications, 8th Edition, 2011.		
	4. Co-Verification of hardware & software for ARM SoC Design – Jason.R.Andrews, Newnes Publications, 2004.		
	5. Hardware Software co-design of embedded systems, F.Balarin, Kluwer Academic Oublishers, 1987.		
Lal	b:		
1.	Demonstration of cut section modules: Engine, Transmission, Steering, Braking, Suspension - Automobile dept.		
2.	2. Electronic engine control system: Injection and Ignition control system Transmission trainer modules		
3.	Modeling an engine Vehicle model simulation with Simulink using PI CONTROLLER		
4.	Basic gate logic simulation and modeling using Simulink and realization on the hardware platform.		
5.	Seat belt warning system simulation and modeling using Simulink and realization on the hardware platform.		

- Seat belt warning system simulation and modeling using Simulink and realization on the hardware platform. Vehicle speed control based on the gear input simulation and modeling using Simulink and realization on the hardware platform.
- 6. Throttle control modeling and simulation using Simulink and realization on the hardware platform.
- 7. Accelerator pedal interfacing software modeling and simulation using Simulink and realization on the hardware platform.
- 8. Develop matlab code for stepper motor control and convert it to Simulink model and port it to embedded hardware



Cou	Course Code: Course Title: Teaching Hrs: 40 Hrs				
17E	DEC710	Multimedia and Signal Processing			
L-T-	P: 3-0-1	Credits: 4 Contact Hrs: 5 Hrs/week			
ISA	Marks: 50+100	E 50+100 Exam Duration: 3Hrs ESA Marks: 50 Total Marks: 200			
1	Introduction to Multimedia:			02Ure	
	Multimedia and Hy	per media, WWW, overview of	multimedia software tool	S.	02115
2	Graphics and Ima	ge representation: Popular file formats.		Graphics /	02Hrs
3	Fundamental con	cepts in video:			
-	Types of video sigr	nals, analog video, digital video).		06Hrs
4	Basics of digital audio: Digitization of sound MIDL Quantization and transmission of audio			05Hrs	
5	Lossless compression algorithms:				
	Introduction, run-length coding, variable length coding, dictionary based coding, arithmetic coding, lossless image compression.			05Hrs	
6	Lossy compression algorithms:				
	Introduction, distortion measures, quantization, transform coding, wavelet based coding, wavelet 06Hrs packets, embedded zero tree of wavelet coefficients.				
7	Image compression	on standards:		The	
	JPEG standard, The JPEG2000 standard, The JPEG-LS standard, Bi level image compression 06Hrs standard.				
8	Basics video compression techniques: Overview,			08Hrs	
	video compression based on motion compensation, H.261.			5 11100	
Text books					
1. Ze-Nian Li & Mark S Drew, "Fundamentals of multimedia", Pearson Education, 2004.					

References books

- 1. Ralf Steinmetz & Kalra Nahrstedt, "Multimedia: Computing, Communication & Applications", Pearson Education, 2004
- 2. K R Rao, Zoran S Bojkovic, Dragord A Milovanvic, Pearson education, "Multimedia communication systems: Techniques, Standards, & Networks", Second Indian reprint, 2004.

Course Code: 17EDEC711	Course Title: Data Communication		
L-T-P: 3-0-1	Credits: 4	Contact Hrs: 5 hrs/week	
ISA Marks: 50+100	ESA Marks: 50	Total Marks: 200	
Teaching Hrs: 40		Exam Duration: 03 hrs	
	Content		Hrs
Chapter No. 1. Computer Networks and the Internet			06hrs
What is Internet? The Network Edge, the network Core, delay -loss-throughput in packet switched			



networks. Protocol layers (OSI layers) and their service models.	
Chapter No. 2. Application Layer Principles of network applications, the web and HTTP, DHCP, file transfer-FTP, electronic mail in the internet, DNS, peer-to-peer applications.	10hrs
Chapter No. 3. Transport Layer Introduction and transport-layer services-relationship between transport and network layers - overview of the transport layer in the internet, multiplexing and de multiplexing, connectionless transport: UDP, principles of reliable data transfer, connection oriented transport TCP, TCP congestion control.	08hrs
Chapter No. 4. Network layer Introduction, virtual circuit and datagram networks, what's inside router? The Internet protocol (IP): forwarding and addressing in the internet, routing algorithms, routing in the internet, broadcast and multi cast routing.	08hrs
Chapter No. 5. The link layer: Links, Access networks, and LANs Introduction to the link layer, error-detection and correction techniques, multiple access links and protocols, switched local area networks, link virtualization: A network as a link layer, data center networking.	08hrs
Text Book (List of books as mentioned in the approved syllabus) 1. Kurose & Ross, Computer Networking A Top-Down Approach, 6 th editionPEARSON, 2013.	
 References 1. Larry L. Peterson & Bruce S. Davie, Computer Networks: A Systems Approach, 4th edition, Elsevie 2. Behrouz A. Forouzan, Data Communication and Networking, 4th edition, TMG, 2002 	er, 2004
Lab: 1. Introduction to Hardware components and Ethernet LAN set up. 2. Introduction to socket programming 3. Implementation of FTP 4. Implementation of error control techniques. 5. Implementation of flow control ARQs 6. Introduction to Network operating system. 7. Subnet design 8. VLAN setup 9. OSPF and RIP configuration and performance analysis 10. eBGP and iBGP configuration and performance analysis	
Text Book 1. Kurose & Ross, Computer Networking A Top-Down Approach, 6 th editionPEARSON, 2013.	
 References 1. Cisco networking academy, https://www.netacad.com/ 2. Juniper networking academy, https://learningportal.juniper.net/ 	



Cou	rse Code:	Course Title:		Teaching Hrs: 40 Hrs	
17E	DEE701	Image and Video Processing			
L-T-	P: 2-0-1 Credits: 3 Contact Hrs: 4 Hrs/week		ξ		
ISA	Marks: 50+100	Exam Duration: 3Hrs	ESA Marks: 50	Total Marks: 100	
Introduction: 2D systems, Mathematical Preliminaries- FT, Z-transform, Optical and Modulation Transfer Functions (OTF and MTF). Matrix theory, Image perception: Light, Luminance, Brightness, Contrast, MTF of the visual system, Visibility function, Monochrome Vision Models, Fidelity criteria, Color Representation, Color Vision Models, Temporal Properties of Vision.			2 hrs		
2	Image sampling Compander and Vi	and Quantization: 2D San sual Quantization.	npling theory, Quantizati	on, Optimal Quantizer,	2 hrs
3	Image Transforms	s: 2D orthogonal and unitary tra	ansforms, DFT, DCT, Harr	, KLT	4hrs
4	4 Image Enhancement: Histograms Modeling, Spatial operations, Transform operations, Multispectral Image Enhancement,			4hrs	
5 Image Filtering and Restoration: Image Observation Models, Inverse and Weiner filtering, Frequency Domain Filters. Smoothing Splines and Interpolation.			4hrs		
6	6 Basics of Video: Analog Video, Digital Video			2 hrs	
7	Two dimensional methods.	motion estimation: Optical	flow methods, Block ba	sed methods, Bayesian	7 hrs
Text	books				
1.	Jain, A.K., Fundame	ntals of Digital Image Processir	ng, 3 rd Edision, Pearson E	ducation (Asia) 2013	
2. A. Murat Tekalp, Digital Video processing Pearson Education (Asia) Pte. Ltd.					
3. Li and, Z. Drew, M.S. Fundamentals of Multimedia, Pearson Education (Asia) Pte. Ltd,. 2010.					
Refe	erences books				
1. Gonzalez, Rafael C., Woods, Richard E. and Eddins Steven L., Digital Image Processing Using Matla Education (Asia) Pvt. Ltd.,			b, Pearson		
2.	Al. Bovik, Essential g	guide to Video Processing, Aca	demic Press		

Program: Digital Electronics			
Course Title: Digital Control Systems Course Code: 17EDEE702			
L-T-P: 2-0-1	Credits: 4	Contact Hours: 5	
ISA Marks: 50+100	ESA Marks: 50	Total Marks: 100	
Teaching Hours: 40	Examination Duration: 3 hours		



1.	Introduction to digital control: Introduction, Discrete time system representation, Mathematical modeling of sampling process, Data reconstruction.	4hrs
2.	Modeling discrete-time systems by pulse transfer function: Z-transform, Mapping of Z-plane to z- plane, Pulse transfer function, Pulse transfer function of closed loop system, Sampled signal flow graph.	3hrs
3.	Time response of discrete systems: Transient and steady state responses, Time response parameters of a prototype second order system.	5hrs
4.	Stability analysis of discrete time systems: Jury stability test, Stability analysis using bi-linear transformation.	
5.	Design of sampled data control systems: Root locus method, Controller design using root locus, Root locus based controller ,design using MATLAB, Nyquist stability criteria, Bode plot.	5hrs
6.	Deadbeat response design :Design of digital control systems with deadbeat response, Practical issues with deadbeat response design, Sampled data control systems with deadbeat response.	5hrs
7.	Discrete state space model: Introduction to state variable model, Various canonical forms, Characteristic equation, state transition matrix, solution to discrete state equation.	6hrs
8.	Controllability, observability and stability of discrete state space models: Controllability and observability, Lyapunov stability theorem.	2hrs
9.	State feedback design: Pole placement by state feedback, Set point tracking controller, Full order observer, Reduced order observer.	
		5hrs
		5hrs
Refer	ences:	I
1.	B. C. Kuo, Digital Control Systems, Oxford University Press, 2/e, Indian Edition, 2007.	
2.	K. Ogata, Discrete Time Control Systems, Prentice Hall, 2/e, 1995.	
3.	M. Gopal, Digital Control and State Variable Methods, Tata Mcgraw Hill, 2/e, 2003.	
4.	G. F. FIANKIIN, J. D. POWEII and W. L. WORKMAN, DIGITAL CONTROL OF Dynamic Systems,	

Program: Digital Electronics			
Course Title: Multi Sensor Data Fusion Course Code: 17EDEE			
L-T-P: 2-0-1	Credits: 4	Contact Hours: 5	
ISA Marks: 50+100	ESA Marks: 50	Total Marks: 100	
Teaching Hours: 40	Examination Duration: 3 hours		



Chapter 1: Fundamentals of Multi-sensor data Fusion system	
Multi sensor data fusion strategies, formal framework, catastrophic fusion, Smart sensor, logical sensor, interface file system, sensor observation, sensor characteristics, sensor-sensor properties, Fusion node, simple fusion network, network topology.	08 hours
Chapter 2: Sensor modeling	
Mathematical modeling, Baye's Theorem, sensor modeling, sensor data normalization, Neural network approach.	06 hours
Chapter 3: State – Estimation techniques	
State-space approach: State-space representation, Time response of homogeneous systems: Kalman filtering: practical aspects of Kalman filtering, Applications	06 hours
Chapter 4: Representation	
Spatial-temporal transformation, geographical information system, common representation format, subspace methods, multiple training sets.	06 hours
Chapter 5: Spatial alignment	
Image registration, resample/interpolation, pair wise transformation, image fusion, mosaic image.	06 hours
Chapter 6: Temporal alignment & Semantic alignment	
Dynamic time warping, dynamic programming, video compression, assignment matrix for semantic alignment, clustering algorithms	06 hours
Chapter 7: Data fusion:	
Bayesian Interface, Bayesian analysis, probability model, Posteriori distribution, Model selection,	06 nours
Chapter 8: Sensor management:	
Hierarchical classification, sensor management techniques.	06 hours
Text Books:	
1. H.B.Mitchell, "Multi Sensor Data Fusion, An Introduction" Springer, 2007.	
2. David L. Hall, Mathematical techniques in Multisensor data fusion, Artech House, Boston.	
3. Madan Gopal, Digital control and state variables methods 2 nd edition, PHI	
4. Pattern Recognition and Machine Learning" by Christopher M. Bishop	

Program: III Semester Master of Technology (Digital Electronics)			Teaching
Course Title: Embedded Software Design Course Code: 17EDEC801		Hours	
L-T-P: 0-0-3	Credits: 3	Contact Hours: 6 Hrs/week	
ISA Marks: 80	ESA Marks: 20	Total Marks: 100	
Teaching Hours: 40 Hrs	Examination Duration:		



 Introduction To Real-Time Operating Systems: Introduction to OS, Introduction to real time embedded system- real time systems, characteristics of real time systems, and the future of embedded systems. Introduction to RTOS, key characteristics of RTOS, its kernel, components in RTOS kernel, objects, scheduler, services, context switch, Scheduling types: Preemptive priority-based scheduling, Roundrobin and preemptive scheduling. 2. Tasks, Semaphores and Message Queues:: A task, its structure, A typical finite state machine, Steps showing the how FSM works. A semaphore, its structure, binary semaphore, mutual exclusion (mutex) semaphore, Synchronization between two tasks and multiple tasks, Single shared-resource-access synchronization, Recursive shared- 	08 Hrs 08 Hrs
for sending and receiving messages, Sending messages in FIFO or LIFO order, broadcasting messages.	
 Typical RTOSs: Study of VX works, RT Linux and Android OS and comparisons. Real time programming using RTX/free RTOS. Applications and Common Design Problems: Embedded RTOS for Image Processing & Control Systems, and common problems encountered in these applications. 	04 Hrs
 A. Introduction to embedded linux: Embedded Linux overview: Development-Kernel architectures and device driver model-Embedded development issues-Tool chains in Embedded Linux-GNU Tool Chain (GCC,GDB, MAKE, GPROF & GCONV)- Linux Boot process 	02 Hrs
 Boot sequence-System loading, sys linux, Lilo, grub-Root file system-Binaries required for system operation-Shared and static Libraries overview-Writing applications in user space-GUI environments for embedded Linux system 	02 Hrs
6. File system in Linux: File system Hierarchy-File system Navigation -Managing the File system –Extended file systems- INODE-Group Descriptor-Directories-Virtual File systems-Performing File system Maintenance - Locating Files –Registering the File systems-Mounting and Un-mounting –Buffer cache-/proc file systems-Device special files	08 Hrs
7. Program design and Analysis : Components of Embedded system: State machines; stream oriented programming and circular buffers, queues. Models of programs: data flow graph and control flow graphs, Assembly, linking and loading. Basic compilation techniques: Statement translation, procedures, data structures. Program optimization: Expression simplification, dead code elimination, procedure inlining, loop transformations, register allocation, scheduling, instruction selection, interpreters and JIT compilers. Program level performance analysis, software performance optimization, program level energy and power analysis, analysis and optimization of program size. Program validation and testing: Clear box testing, black box testing, evaluating function tests.	08 Hrs



Text Books

- 1. Qing Li with Caroline Yao, "Real-Time Concepts for Embedded Systems", Published by CMP Books, 2011
- 2. Dr. K.V.K.K. Prasad, "Embedded/Real-time systems: concepts, Design & Programming", published by dreamtech press .
- 3. "Embedded Systems- Architecture, Programming and Design" by Raj Kamal, TMH

References

- 1. Philip.A.Laplante, "Real Time System Design and Analysis", Prentice Hall of India, 3rd Edition, April 2004.
- 2. "Programming embedded systems" in C and C++ Micheal Barr orielly

List of Experiments:

- 1. Write a 'C' program & demonstrate concept of Task Scheduling.
- 2. Write a 'C' program & demonstrate concept of Semaphore.
- 3. Write a 'C' program & demonstrate concept of Mailbox.
- 4. Write a 'C' program & demonstrate concept of S/W Interrupts.
- 5. Write a 'C' program & demonstrate concept of interrupts.
- 6. Write a 'C' program & demonstrate concept of Inter Task Communication.

Reference Books

1. Dr. K.V.K.K. Prasad, "Embedded/Real-time systems: concepts, Design & Programming", published by dreamtech press.

Manual

1. LPC2148 datasheet by NXP.

LPC2148 board manual by ALS, Bangalore.

Program: Digital Electronics			
Course Title: Automotive Communication		Course Code: 17EDEC802	
L-T-P: 3-0-0	Credits: 3	Contact Hrs: 3	
CIA Marks: 50	SEE Marks: 50	Total Marks: 100	
Teaching Hrs: 40	Exam Duration: 3 hrs		
	Content		Hrs
Chapter No. 1: Controller Area Network Introduction to CAN, Basic Concepts, Message Transfer, Frame Types, Message Validation, Error Handling, Fault Confinement, Bit Timing Requirements, Increasing Can Oscillator Tolerance, Protocol Modifications.			15 hrs
Chapter No. 2: Local Interconnect Network Overview of LIN protocol, LIN Workflow ,LIN Physical Layer ,LIN Communication, Synchronization of the LIN nodes, LIN Message & Scheduling, Message Types, Status & Network Management, Introduction to LIN slave diagnostics , Introduction to LIN slave configuration.			5 hrs
Chapter No. 3: Flexray Communication protocol Introduction to Fleray, Basic Concepts, Message Transfer, Static and dynamic data transmission, Flexray BUS, FlexRay controller states, Frame Types, Message Validation, Error Handling, Fault Confinement, Bit Timing Requirements, Fault tolerant and time triggered services implemented in hardware.			5 hrs
Chapter No. 4: Media oriented system Technology background, MOST25, MOST5	n transport protocol 50, MOST150, MOST to	l opology, different masters in MOST	5 hrs



network, control channel, synchronous channel, asynchronous channel, MOST application frame work, addressing scheme, frame formats,	
Chapter No. Chapter 5: Keyword 2000 protocol	5 hrs
Overview of KWP protocol, KWP Workflow, Physical topology, message structure, frame format,	
Chapter No. Chapter 6: SENT, I2C, SPI and UART	5 hrs
Overview about SENT, I2C, SPI and UART, frame formats, application of I2C, SPI, SENT and UART in automotive.	
Text Books (List of books as mentioned in the approved syllabus)	
Ronald K. Jurgen, Infotainment systems, 2007, SAE International, 2007	

Program: III Semester Master of Technology (Digital Electronics) T			Teaching	
Course	Course Title: Internet of Things Course Code: 17EDEE801		Hours	
L-T-P: 2	L-T-P: 2-0-1 Credits: 3 Contact Hours: 5 Hrs/week			
ISA Mar	rks: 50+100	ESA Marks: 50	Total Marks: 200	
Teachin	ng Hours: 25 Hrs	Examination Duration:		
1	Introduction to Ir	nternet of Things (IoT)		
	Definition & Cha communication m	aracteristics of IoT, Things in Io ⁻ odels and APIs.	Γ, IoT protocols, IoT functional bloc	ks, 04 hrs
2	IoT Architecture			
	Enabling technolo 802.15.4e, IEEE 8	ogies: Sensors, Zigbee, Bluetooth, I 302.11.ah, DASH7, Low Power Wide	oT ecosystem, Data Link protocols: IE Area Network (LoRaWAN).	EE 04 hrs
3	Network protoco	ls		
Routing Protocol for Low-Power and Lossy Networks (RPL), cognitive RPL (CORPL), Channel- Aware Routing Protocol (CARP), Low power Wireless Personal Area Networks (LoWPAN).			04 hrs	
4 Application and Security protocols				
Message Queue Telemetry Transport (MQTT), MQTT for Sensor Networks, Secure MQTT, Advanced Message Queuing Protocol (AMQP), Constrained Application Protocol (CoAP), OPC UA, 6LoWPAN), Routing Protocol for Low-Power and Lossy Networks (RPL).			TT, PC 04 hrs	
5	IoT Platforms De	sign Methodology		
	loT Design Metho blocks of an IoT Contiki, RIOT.	dology, Case Study on IoT System device, Raspberry Pi, interface (s	for Weather Monitoring etc., Basic build erial, SPI, I2C), IoT Operating Syster	ing ns: 04 hrs
6	Programming with	th Raspberry Pi		
	XML, JSON, SOA	P and REST-based approach, WebS	Socket protocol.	04 hrs
7	IoT prototyping			
	Business models, Energy, Agricultur	example applications: Case studies e, Health with emphasis on data ana	on Home automation, Cities, Environme lytics and security.	ent, 06 hrs
Text Books:				I
1. Arshdeep Bahga, Vijay Madisetti "Internet of Things (A Hands-on-Approach)" Universities Press- 2014.				- 2014.

2. Olivier Hersent, David Boswarthick, Omar Elloumi, "The Internet of Things: Key Applications and Protocols"



John Wiley & Sons – 2012.

Reference Books:

1. Subhas Chandra Mukhopadhyay "Internet of Things Challenges and Opportunities" Springer- 2014.

Lab:

- 1. Programming with Raspberry Pi
- 2. Cloud service interface for data storage and retrieval
- 3. Performance analysis of Data link protocols, routing and application protocols
- 4. Open Ended Experiment with focus on data analytics and security

Course Code: 17EDEE802	Course Title: AUTOSAR		
L-T-P : 2-0-1	Credits: 3	Contact Hrs: 3 Hours	
ISA Marks: 50	ESA Marks: 50	Total Marks:	100
Teaching Hrs: 40		Exam Duratio	on: 3
Content			Hrs
Unit - 1			
Chapter No. 1: AUTOSAR Fundamentals Evolution of AUTOSAR – Motivations and Objectives AU Packages, AUTOSAR Partnership, Goals of the parti AUTOSAR specification, AUTOSAR Current development ICC2, ICC3, and Drawbacks of AUTOSAR.	TOSAR consortium – Stake h nership, Organization of the t status, BSW Conformance c	olders – work partnership, lasses: ICC1,	8 hrs
Chapter No. 2: AUTOSAR layered Architecture AUTOSAR Basic software, Details on the various layers, Details on the stacks Virtual Function Bus (VFB) Concept Overview of AUTOSAR Methodology, Tools and Technologies for AUTOSAR AUTOSAR Application Software Component (SW-C), Types of SW-components AUTOSAR Run Time Environment (RTE): RTE Generation Process: Contract Phase, Generation Phase, MCAL, IO HW Abstraction Layer, Partial Networking, Multicore, J1939 Overview, AUTOSAR Ethernet,			7 hrs
development process.			
Unit - 2			
Chapter No. 3: Methodology of AUTOSAR and Communication in AUTOSAR CAN Communication, CAN FD, CAN in Automation, CANape, Application Layer and RTE, intra and inter ECU communication, Client-Server Communication, Sender-Receiver, Communication, CAN Driver, Communication Manager (ComM), Overview of Diagnostics Event and Communication Manager			10 hrs
Chapter No. 4: BSW Development and Integration BSW Constituents: Memory layer, COM and Services layer, ECU abstraction, AUTOSAR, Operating system, Interfaces: Standard interface, AUTOSAR standardized interface, BSW-RTE interface,(AUTOSAR interface), BSW-ECU hardware interface, Complex device drivers and BSW module configuration, AUTOSAR Integration.			5 hrs
Unit - 3			
Chapter No. Chapter 5: Infotainment Systems in Auton Infotainment Systems Fundamentals: Radio, Multimedia,	nobiles and Navigation: Introduction	to In Vehicle	5 hrs



Infotainment (IVI) systems, Use of operating systems in IVI, GENIVI Alliance, Tuner: AM/FM, XM/Sirrus, DAB/DMB, Software Defined Radio; Concepts of HD, radio, Ensemble, Traffic Announcements, Spread Spectrum, d. Multimedia: Types of Media; Music, Video, Podcasts, etc. Media management; Playback, Track Control, Metadata, Playlists, Categories, Trick play, Audio/Video Source Management, Navigation: Points of Interests, Routes, Waypoints, Dead Reckoning position, Traffic Info, GLONASS, GNSS, RTK, GPS, and SBAS/GBAS,INS f. Media types: CD, DVD, CDDA, USB, SDCARD, Media Formats:MP3, WMV, RealAudio/Video, QTP, Architecture – Design Patterns - Proxies, Adaptors, Interfaces, Singleton, Factory method	
Chapter No. Chapter 6: Communication Systems in Automobiles	5 hrs
Automotive & Consumer Electronic Communication Systems: Introduction to Bluetooth – Pairing, HFP, A2DP, PAN, PBAP, DUN, Concepts of MOST network, DLNA, AVB, Concepts of TCP/IP, Ethernet, WiFi, WiFi Direct, MyWiFi and CAN, Mirror link, Tethering	
Text Book (List of books as mentioned in the approved syllabus)	
1. Ribbens, Understanding of Automotive electronics, 6th Edition, Elsevier, 2003	
2. Denton.T, Automobile Electrical and Electronic Systems, Elsevier, 3rd Edition, 2004	
3. Denton.T, Advanced automotive fault diagnosis, 2000	
References	
1. Ronald K Jurgen, Automotive Electronics Handbook, 2nd Edition, McGraw-Hill, 1999	
2. James D Halderman, Automotive electricity and Electronics, PHI Publication, 2000	
3. Allan Bonnick, Automotive Computer Controlled Systems Diagnostic Tools and Techniques, Elsevier Science, 2001	
4. Nicholas Navet, Automotive Embedded System Handbook, 2009	

Program: III Semester Master of Technology (Digital Electronics) T			Te	eaching
Course Title: Multirate Signal Processing		Course Code: 17EDEE803		Hours
L-T-P: 2-0-1	Credits: 3	Contact Hours: 5 Hrs/week	(04 hrs
ISA Marks: 50+100	ESA Marks: 50	Total Marks: 100		
Teaching Hours: 25 Hrs	Examination Duration: 3 hrs			
Chapter No. 1. Introductio	n			
Definition of a signals and signals, Systems viewed as	l systems, classification of signals Interconnection of operation, proper	, basic operation on signals, element ties of systems.	ary	08 Hrs
Chapter No. 2. Time-Doma	in representation for LTI systems			
Convolution, Impulse response representation, convolution sum and convolution integral. Properties of impulse response representation.			08Hrs	
Chapter No. 3. Discrete Fo	ourier Transforms			
Discrete Fourier Transforms (DFT): Frequency domain sampling and reconstruction of discrete time signals. DFT as a linear transformation, its relationship with other transforms. use of DFT in linear filtering, overlap-save and overlap-add method. Fast-Fourier-Transform (FFT) need for efficient computation of the DFT (i.e. FFT algorithms). Radix-2 FFT algorithm for the computation of DFT and IDFT: decimation-in-time and decimation-in-frequency algorithms. Composite FFT.			08 Hrs	
Chapter No. 4. Design of	digital filters			
Design of digital filters: Cons symmetric and anti symmetric Rectangular, Hamming, Ha frequency sampling techniqu	siderations and Characteristics of pr etric FIR filters, design of linear ph nning, Bartlet and Kaiser windows ue.	actical digital filters. Design of digital filten nase FIR filters using windowing meth . Design of linear phase FIR filters us	ers: od- sing	08Hrs



Chapter No. 5. Design of IIR filters from analog filters	
Design of IIR filters from analog filters: Approximation of derivative, Impulse invariance method, bilinear	08Hrs
transformation. Characteristics of commonly used Analog Filters: Butterworth and Chebyshev filters.	
Frequency transformation in the digital domain	
Text Books	
3. Simon Haykin and Barry Van Veen, Signals and Systems, second, John Wiley & Sons, 2002	
4. Proakis & Monalakis, Digital signal processing Principles Algorithms & Applications, 4th Edition, PHI, New 2007	v Delhi,
References	
 Alan V. Oppenheim, Alan S Willsky and S. Hamid Nawab, Signals and Systems, second, Pearson Educa 1997 	tion Asia,
Implementation Assignments:	
3. Implementation assignments are designed using Python. Ex:	
 Generate different elementary signals and perform mathematical operations on them. 	

- Calculate N point DFT and find the cost of computation, justify the use of FFT algorithms to calculate DFT.
- Design Filters (FIR/IIR) for given specifications.
- 4. Explore the feature of SDR to build signal processing applications like,
 - $\circ \quad \text{Noise cancellation} \quad$
 - Audio file editing

Program: Digital Electroni	cs		Teaching
Course Title: Advanced Computer Architecture & Course Code: 17EDEC801 Programming			Hours
L-T-P: 2-0-1	Credits: 3	Contact Hours: 4 Hrs/week	
ISA Marks: 50	ESA Marks: 50	Total Marks: 100	
Teaching Hours: 40 Hrs	Examination Duration: 3 hrs		
Chapter 1: Instructions: Representing Instructions in the Computer, ARM Addressing for 32-Bit Immediates and more complex addressing modes, Parallelism and Instructions: Synchronization,			
Translating and Starting a P	rogram.		05
Chapter 2: Arithmetic for Computers Addition and Subtraction, Multiplication, Division, Floating Point, Parallelism and Computer Architecture: Associativity.			05
Chapter 3: The Processor: Introduction, Logic Design Conventions, Building a Datapath, A Simple Implementation Scheme, An overview of pipelining, Pipelined datapath and control, Data Hazards: Forwarding versus Stalling, Control hazards, Exceptions, Parallelism and advanced instruction level parallelism, Real Stuff: AMD opteron pipeline, Advance Topic: an introduction to describe and model a pipeline and more pipelining illustrations.		10	



Chapter 4: Large and Fast: Exploiting Memory Hierarchy	10
Introduction, The Basics of Caches , Measuring and Improving Cache Performance, Virtual Memory	
A Common Framework for Memory Hierarchies, Virtual machines, using a finite state machine to control a simple cache, Parallelism and memory hierarchy: cache coherence ,Advanced material: Implementing cache controllers, Real Stuff: AMD Opteron & Intel Nehalem Memory hierarchies	
Chapter 5: Storage, Networks, and Other Peripherals	10
Introduction , Dependability, Reliability and Availability, Disk Storage, Flash storage, Connecting Processors, Memory, and I/O Devices, Interfacing I/O Devices to the Processor, Memory and Operating System, I/O Performance Measures: Examples from Disk and File Systems, Designing an I/O System, Parallelism and I/O: Redundant arrays of inexpensive disks, Real Stuff: Sun firwe x4150 server, Advanced topics: Networks	
Chapter 6: Multicores, Multiprocessors and Clusters	
Introduction, Difficulty of creating parallel processing programs, Shared memory multiprocessors	
Clusters and other message passing multiprocessors, Hardware multithreading, SISD, MIMD, SIMD, SPMD, and vector, Introduction to graphics processing units, Introduction to multiprocessor network topologies, Multiprocessor benchmarks, Roofline : A simple performance model, Real Stuff: Benchmarking four multicores using the roofline model.	10
Text Books:	
1. Computer Organization and Design, The hardware/Software interface, ARM edition- David A. Patter	son, John
L.Hennessy. 4 th edition,MK publishers,2009	
Reference Books:	
1. Computer Architecture and Organization- John P. Hayes, 3rd edition, McGraw-Hill, 1998	

Program: Digital Electronics						
Course Title: AUTOSAR and Infotainment Systems		Course Code: 17EDEE801				
L-T-P : 2-0-1	Credits: 3	Contact Hrs: 4				
CIA Marks: 50	SEE Marks: 50	Total Marks: 100				
Teaching Hrs: 24	Exam Duration: 3 hrs					
Chapter No. 1: AUTOSAR Fundamentals Evolution of AUTOSAR – Motivations and Objectives AUTOSAR consortium – Stake holders – work Packages, AUTOSAR Partnership, Goals of the partnership, Organization of the partnership, AUTOSAR specification, AUTOSAR Current development status, BSW Conformance classes: ICC1, ICC2, ICC3, and Drawbacks of AUTOSAR.						
Chapter No. 2: AUTOSAR layered Architecture AUTOSAR Basic software, Details on the various layers, Details on the stacks Virtual Function Bus (VFB) Concept Overview of AUTOSAR Methodology, Tools and Technologies for AUTOSAR AUTOSAR Application Software Component (SW-C), Types of SW-components AUTOSAR Run Time Environment (RTE): RTE Generation Process: Contract Phase, Generation Phase, MCAL, IO HW Abstraction Layer, Partial Networking, Multicore, J1939 Overview, AUTOSAR Ethernet, AUTOSAR E2E Overview, AUTOSAR XCP, Metamodel, From the model to the process, Software development process.						
Unit - 2						
Chapter No. 3: Methodology of AUTOSAR and Communication in AUTOSAR			4 hrs			



CAN Communication, Application Layer and RTE, intra and inter ECU communication, Client-Server Communication, Sender-Receiver, Communication, CAN Driver, Communication Manager (ComM), Overview of Diagnostics Event and Communication Manager		
Chapter No. 4: BSW Development and Integration BSW Constituents: Memory layer, COM and Services layer, ECU abstraction, AUTOSAR, Operating system, Interfaces: Standard interface, AUTOSAR standardized interface, BSW-RTE interface,(AUTOSAR interface), BSW-ECU hardware interface, Complex device drivers and BSW module configuration, AUTOSAR Integration.		
Chapter No. Chapter 5: Infotainment Systems in Automobiles Infotainment Systems Fundamentals: Radio, Multimedia, and Navigation: Introduction to In Vehicle Infotainment (IVI) systems, Use of operating systems in IVI, GENIVI Alliance, Tuner: AM/FM, XM/Sirrus, DAB/DMB, Software Defined Radio; Concepts of HD, radio, Ensemble, Traffic Announcements, Spread Spectrum, d. Multimedia: Types of Media; Music, Video, Podcasts, etc. Media management; Playback, Track Control, Metadata, Playlists, Categories, Trick play, Audio/Video Source Management, Navigation: Points of Interests, Routes, Waypoints, Dead Reckoning position, Traffic Info, GLONASS, GNSS, RTK, GPS, and SBAS/GBAS,INS f. Media types: CD, DVD, CDDA, USB, SDCARD, Media Formats:MP3, WMV, RealAudio/Video, QTP, Architecture – Design Patterns - Proxies, Adaptors, Interfaces, Singleton, Factory method	4 hrs	
Chapter No. Chapter 6: Communication Systems in Automobiles Automotive & Consumer Electronic Communication Systems: Introduction to Bluetooth – Pairing, HFP, A2DP, PAN, PBAP, DUN, Concepts of MOST network, DLNA, AVB, Concepts of TCP/IP, Ethernet, WiFi, WiFi Direct, MyWiFi and CAN, Mirror link, Tethering		
Text Books 1. Ronald K. Jurgen, Infotainment systems, 2007, SAE International, 2007		

Program: Digital Electronics					
Course Title: Automotive Electronics and Communication		Cour	Course Code: 19EDEC701		
L-T-P: 4-0-1	Credits: 5	Contact Hours: 5 hrs			
ISA Marks: 50	ESA Marks: 50	Total Marks: 100			
Teaching Hours: 50	Examination Duration: 3 hrs				
Chapter No: 1.Automotive Systems, Design cycle and Automotive industry overview			9 hrs		
Overview of Automotive industry, Vehicle functional domains and their requirements, automotive supply chain, global challenges. Role of technology in Automotive Electronics and interdisciplinary design. Introduction to modern automotive systems and need for electronics in automobiles and application areas of electronic systems in modern automobiles, Introduction to power train, Automotive transmissions system ,Vehicle braking fundamentals, Steering Control, ,Overview of Hybrid Vehicles, ECU Design Cycle : Types of model development cycles(V and A) , Components of ECU, Examples of ECU on Chassis. Infotainment, Body Electronics and cluster.					
Chapter No: 2. Embedded system in Automotive Applications & Automotive safety systems		otive	10 hrs		
Automotive grade microcontrollers: Architectural attributes relevant to automotive applications, Automotive grade processors ex: Renesas, Quorivva, and Infineon. EMS: Engine control functions, Fuel control, Electronic systems in Engines, Development of control algorithm for EMS, Look-up tables and maps, Need of maps, Procedure to generate maps, Fuel maps/tables, Ignition maps/tables, Engine calibration, Torque table, Dynamometer testing Safety Systems in Automobiles: Active and Passive safety systems:		otive EMS: ent of re to able, ems:			



ABS, TCS, ESP, Brake assist, Airbag systems etc.				
Chapter No: 3. Automotive Sensors and Actuators	9 hrs			
Sensor characteristics, Sensor response, Sensor error, Redundancy of sensors in ECUs, Avoiding redundancy, Smart Nodes, Examples of sensors: Accelerometer (knock sensors), wheel speed sensors, Engine speed sensor, Vehicle speed sensor, Throttle position sensor, Temperature sensor, Mass air flow (MAF) rate sensor, Exhaust gas oxygen concentration sensor, Throttle plate angular position sensor, Crankshaft angular position/RPM sensor, Manifold Absolute Pressure (MAP) sensor. Actuators: Engine Control Actuators, Solenoid actuator, Exhaust Gas Recirculation Actuator.				
Chapter No: 4. Automotive communication protocols	10 hrs			
Overview of Automotive communication protocols : need for communication in Automotive, overview of vehicle network architecture, need for CAN in Automotive, CAN Bus logic ,CAN frame formats, CAN bus fault confinement, LIN , Flex Ray, MOST.				
Chapter No: 5. Advanced Driver Assistance Systems (ADAS) and Functional	7 hrs			
safety standards				
Advanced Driver Assistance Systems (ADAS):Examples of assistance applications: Lane Departure Warning, Collision Warning, Automatic Cruise Control, Pedestrian Protection, Headlights Control, Connected Cars technology and trends towards Autonomous vehicles. Functional Safety: Need for safety standard-ISO 26262, safety concept, safety process for product life cycle, safety by design, validation.				
Chapter No: 6. Diagnostics	5 hrs			
Fundamentals of Diagnostics: Basic wiring system and Multiplex wiring system, Preliminary checks and adjustments, Self-diagnostic system. Fault finding and corrective measures, Electronic transmission checks and Diagnosis, Diagnostic procedures and sequence, On board and off board diagnostics in Automobiles, OBDII, Concept of DTCs, DLC, MIL, Freeze Frames, History memory, Diagnostic tools, Diagnostic protocols: KWP2000 and UDS.				
Text books:				
2. William B. Ribbens, Understanding Automotive Electronics, 6, Newnes Publications	, 2003			
3. Denton.T, Automobile Electrical and Electronic Systems, Edward Arnold, 1995				
References:				
6. William T.M , Automotive Electronic Systems, Heiemann Ltd., London , 1978				
7. Nicholas Navet, Automotive Embedded System Handbook, CRC Press, 2009				
Lab:				
9. Demonstration of cut section modules: Engine, Transmission, Steering, Braking, Suspension - Automobile dept.				
10. Electronic engine control system: Injection and Ignition control system Transmission trainer modules				
11. Modeling an engine Vehicle model simulation with Simulink using PI CONTROLLER				
12. Basic gate logic simulation and modeling using Simulink and realization on the hardware platform.				
13. Seat belt warning system simulation and modeling using Simulink and realization on the hardware platform. Vehicle speed control based on the gear input simulation and modeling using Simulink and realization on the hardware platform.				

- 14. Throttle control modeling and simulation using Simulink and realization on the hardware platform.
- 15. Accelerator pedal interfacing software modeling and simulation using Simulink and realization on the hardware platform.
- 16. Develop matlab code for stepper motor control and convert it to Simulink model and port it to embedded hardware