



Earlier known as

B. V. B. College of Engineering & Technology

## School of Electronics & Communication Engineering

Program: III Semester Bachelor of Engineering (Electronics & Communication Engineering)			Teaching Hours
Course Title: Engineering Design		Course Code: 17EECF201	
L-T-P: 0-0-3	Credits: 3	Contact Hours: 03 Hrs/week	
ISA Marks: 80	ESA Marks: 20	Total Marks: 100	
Teaching Hours:	Examination Duration: 2 Hrs		
<b>PART A</b>			
<b>Planning</b> Introduction to Engineering Design, Problem Definition, Design attributes Gantt Chart, Design Objectives, Design Specifications		<b>02</b>	
<b>Conceptual Design</b> Functional Analysis, Concept generation, Concept Evaluation		<b>03</b>	
<b>System Level Design</b> Product Architecture, Configuration Design, Parametric Design		<b>03</b>	
<b>Detail Design</b> Sub-system Design, Design Verification		<b>03</b>	
<b>PART B</b>			
<b>OrCAD</b> Functional simulation of basic Analog and Digital application circuits using OrCAD eCAD tool		<b>01</b>	
Schematic Capture of the reference design using using OrCAD eCAD tool.		<b>01</b>	
Layout Design of the reference design using using OrCAD eCAD tool.		<b>01</b>	
Creation of Symbols/Cell/Part		<b>01</b>	
<b>LabVIEW</b> Introduction to LabVIEW and functional simulation of basic Analog and Digital application circuits in LabVIEW		<b>01</b>	
Functional Simulation of the circuit for selected problem statement		<b>01</b>	
Co-simulation of the circuit for selected problem statement.		<b>01</b>	



Earlier known as  
B. V. B. College of Engineering & Technology

## School of Electronics & Communication Engineering

Semester: IV

Course Title: <b>Product Realization</b>	Course Code: 17EECF203
Total Contact Credits: <b>2 (0-0-2)</b>	Duration of SEE Credits: -
ISA Marks: 80	ESA Marks: 20

Week #	Particulars	Template #	Venue
<b>Week 1</b> and <b>Week 2</b>	<ul style="list-style-type: none"> <li>➤ Introduction to Prototyping</li> <li>➤ Defining- Specifications, Part Drawings, Assembly Drawings, PCB Layout, Wireframe , Pseudocode, BOM, Process Plan, Fabrication and Test Plan Validation</li> <li>➤ IOT Workshop</li> </ul>		Studio Engagement
<b>Week 3</b>	<ul style="list-style-type: none"> <li>➤ Identifying sub-assemblies (minimum of 3)</li> <li>➤ Selection of materials for all the parts and joining techniques</li> </ul>		Makers Space/
<b>Week 4</b>	<ul style="list-style-type: none"> <li>➤ Process plan               <ul style="list-style-type: none"> <li>➤ Identifying the proper machines and tools required for prototyping.</li> <li>➤ Preparing of raw materials for prototyping.</li> <li>➤ Plan and procure the bought out parts.</li> </ul> </li> </ul>		
<b>Week 5</b>	<ul style="list-style-type: none"> <li>➤ Fabricate the parts for sub assembly 1</li> </ul>		
<b>Week 6</b>	<ul style="list-style-type: none"> <li>➤ Fabricate the parts for sub assembly 2</li> </ul>		
<b>Week 7</b>	<ul style="list-style-type: none"> <li>➤ Fabricate the parts for sub assembly 3</li> </ul>		
<b>Week 8</b>	<ul style="list-style-type: none"> <li>➤ Assemble the sub assemblies and check for interference and functionality</li> </ul>		
<b>Week 9</b>	<ul style="list-style-type: none"> <li>➤ Test the functional prototype using proper identified test methods.</li> </ul>		

### Text Books (List of books as mentioned in the approved syllabus)

5. Clive L Dym and Patrick Little, "Engineering Design: A Project Based Introduction", John Wiley & Sons
6. Yousef Haik, "Engineering Design Process". Cengage Learning India Private Limited, New Delhi



Earlier known as  
**B. V. B. College of Engineering & Technology**

## School of Electronics & Communication Engineering

<b>Week 10</b>	<ul style="list-style-type: none"><li>➤ Analyse the test results</li><li>➤ System modification</li></ul>		
<b>Week 11</b>	<ul style="list-style-type: none"><li>➤ Final concluding review</li><li>➤ Product catalogue</li></ul>		Studio/ Makers Space

### References

1. Pahl, G., Beitz, W., Feldhusen, J. and Grote ; "Engineering Design-A Systematic Approach" by, K.-H- Springer; 3rd ed. 2007



Earlier known as  
B. V. B. College of Engineering & Technology

## School of Electronics & Communication Engineering

Course Title: <b>Embedded Intelligent Systems</b>		Course Code: 17EECE310
L-T-P: 0-0-3	Credits: 3	Contact Hrs: <b>6hrs/week</b>
ISA Marks: 80	ESA Marks: 20	Total Marks: 100
Teaching Hrs: 60	Exam Duration: 3 hrs	

Unit - I		
<b>1</b>	<b>Basics of embedded systems</b> Linux Application Programming, System V IPC, . Linux Kernel Internals and Architecture , Kernel Core , Linux Device Driver Programming, Interrupts & Timers , Sample shell script, application program, driver source build and execute	<b>10 hrs</b>
<b>2</b>	<b>Heterogeneous computing</b> Basics of heterogeneous computing with various hardware architectures designed for specific type of tasks, Advanced heterogeneous computing with a. Introduction to Parallel programming b.GPU programming ( OpenCL). Open standards for heterogeneous computing (Openvx) , Basic OpenCL examples - Coding, compilation and execution	<b>12 hrs</b>
Unit - II		
<b>3</b>	<b>ML Frameworks with the target device</b> Caffe, tensorflow, TF Lite machine learning frameworks & architecture ,Model parsing, feature support and flexibility ,Supported layers , advantages and disadvantages with each of these frameworks, Android NN architecture overview , Full stack compilation and execution on embedded device	<b>16 hrs</b>
<b>4</b>	<b>Model Development and Optimization</b> Significance of on device AI ,Quantization , pruning, weight sharing, Distillation ,Various pre-trained networks and design considerations to choose a particular pre-trained model ,Federated Learning , Flexible Inferencing	<b>8 hrs</b>
Unit - III		
<b>5</b>	<b>Android Anatomy</b> Android Architecture ,Linux Kernel , Binder , HAL Native Libraries , Android Runtime, Dalvik Application framework , Applications, IPC	<b>8 hrs</b>
Text Books		
<ol style="list-style-type: none"> <li>Linux System Programming , by Robert Love , Copyright © 2007 O'Reilly Media</li> <li>Heterogeneous Computing with OpenCL, 2nd Edition by Dana Schaa, Perhaad Mistry, David R. Kaeli, Lee Howes, Benedict Gaster , Publisher: Morgan Kaufmann</li> </ol>		
Reference Books:		
<ol style="list-style-type: none"> <li>Deep Learning , MIT Press book ,Goodfellow, Bengio, and Courville's</li> <li>Beginning Android , by Wei-Meng Lee , Publisher: Wrox , O'Reilly Media</li> </ol>		



Earlier known as  
**B. V. B. College of Engineering & Technology**

## School of Electronics & Communication Engineering

### Scheme for End Semester Assessment (ESA)

UNIT	Experiments to be set of 10 Marks Each	Chapter Numbers	Instructions
I	Project Examination	1,2,3,4,5	Project implementation and demonstration 20 marks



Earlier known as  
B. V. B. College of Engineering & Technology

## School of Electronics & Communication Engineering

Laboratory Title: <b>C Programming (for Diploma)</b>	Lab. Code:
Total Hours: 20	Duration of Exam: 02
ESA Marks: 20	Total ISA. Marks: 80

### Experiment wise plan

#### 1. List of experiments/jobs planned to meet the requirements of the course.

Expt./Job No.	Experiment/job Details	No. of Lab. Session/s per batch (estimate)	Marks/Experiment
1.	Write a C program to perform addition , subtraction , multiplication and division of two numbers .	01	8.00
2.	Write a C program to i) Identify greater number between two numbers using C program. ii) To check a given number is Even or Odd .	01	8.00
3.	Write a C program to i) To find the roots of a quadratic equation. ii) Find the factorial of given number.	01	8.00
4.	Write a C program to i) To find the sum of n natural numbers. ii) Print the sum of 1 + 3 + 5 + 7 + ... + n	01	8.00
5.	Write a C program to i) Print the pattern . * * * * * * * * * * * * * * * ii) Print the pattern 1 1 2 1 2 3 1 2 3 4 1 2 3 4 5	01	8.00



Earlier known as  
B. V. B. College of Engineering & Technology

## School of Electronics & Communication Engineering

6.	Write a C program to To test whether the given character is Vowel or not. ( using switch case )	01	8.00
7.	Write a C program to To accept 10 numbers and make the average of the numbers using one dimensional array.	01	8.00
8.	Write a C program to Find out square of a number using function.	01	8.00
9	Write a C program to To find the summation of three numbers using function.	01	8.00
10	Write a C program to Find out addition of two matrices.	01	8.00

### 1. Materials and Resources Required:

#### Text Book

1. Programming in ANSI C, E Balagurusamy



Earlier known as  
**B. V. B. College of Engineering & Technology**

## School of Electronics & Communication Engineering

Program: IV Semester Bachelor of Engineering (Electronics & Communication Engineering)			Lab+ Teaching Hours
Course Title: Data Structures Application Lab		Course Code: 18EECC210	
L-T-P: 0-0-2	Credits: 2	Contact Hours: 4Hrs/week	
ISA Marks: 80	ESA Marks:20	Total Marks: 100	
Teaching + Lab. Hours: 48 Hrs	Examination Duration:2 Hrs		
1.	<b>Hashing</b> Hash, Hash function, Hash Table, Collision resolution techniques, Hashing Applications	12Hrs	
2.	<b>Trees</b> Computer representation, Tree properties, Binary Tree properties, Binary search trees properties and implementation, Tree traversals, AVL tree, 2-3 Tree	20Hrs	
3.	<b>Graphs</b> Computer representation, Adjacency List, Adjacency Matrix, Graph properties, Graph traversals	16Hrs	

### Book

1. Data Structures A Pseudocode Approach with C, Richard F. Gilberg & Behrouz A. Forouzan, second edition, CENGAGE Learning.
2. Data Structures Using C. Author, Aaron M. Tenenbaum. Publisher, Pearson Education.





Earlier known as  
**B. V. B. College of Engineering & Technology**

## School of Electronics & Communication Engineering

Course Title: <b>CMOS ASIC Design</b>		Course code: 18EECE420	
L-T- P: 0-0-3	Credits: 03	Contact Hrs: 06hrs/week	
CIE Marks: 100	SEE Marks: 00	Total Marks: 100	
Teaching Hrs: 16hrs Lab Hrs: 24 hrs			
<b>Chapter No. 1. Introduction:</b> Design of combinational and sequential logic gates in CMOS. Layout and characterization of standard cells. Verilog for representing gate level netlists.			8 hrs
<b>Chapter No. 2. Timing Analysis:</b> Sequential circuit timing and static timing analysis. Cell and net delays and cross-talk. Rationale and implementation of scan chains for testing standard-cell based logic circuits. Timing Verification: Setup Timing Check, Hold Timing Check, Timing across Clock Domains			10hrs
<b>Chapter No. 3: Physical design</b> Physical design of standard-cell based CMOS ASICs: scan insertion, placement, and clock tree synthesis and routing. Netlist transformations at each step of the physical design process. Net parasitic and parasitic extraction. Use of PLLs for clock generation and de-skew.			12 hrs
<b>Chapter No. 4. Standard Data formats:</b> Standard data formats for representing technology and design: LEF, Liberty, SDC, DEF and SPEF. Clock gating and power gating for reduction of device power consumption. Design for reliability: electro- migration, wire self heat and ESD checks and fixes.			6 hrs
<b>Chapter No. 5. Packaging</b> An overview of package design and implementation and system level timing.			4 hrs
Reference Books: <ol style="list-style-type: none"><li>1. The Design &amp; Analysis of VLSI Circuits, L. A. Glassey &amp; D. W. Dobbepahl, Addison Wesley Pub Co. 1985.</li><li>2. H. Bhatnagar, Advanced ASIC Chip Synthesis Using Synopsys Design Compiler Physical Compiler and PrimeTime, 2nd edition, 2001.</li><li>3. Static Timing Analysis for Nanometer Designs A Practical Approach, J. Bhasker • Rakesh Chadha, Springer Science+Business Media, LLC 2009</li></ol>			
Tools: Cadence Innovous, Encounter			



Earlier known as  
**B. V. B. College of Engineering & Technology**

## School of Electronics & Communication Engineering

Course Title: <b>Physical Design-Analog</b>		Course code: 18EECE419	
L-T- P: 0-0-3	Credits: 03	Contact Hrs: 06hrs/week	
CIE Marks: 100	SEE Marks: 00	Total Marks: 100	
Teaching Hrs: 16hrs Lab Hrs: 24 hrs			
<b>Chapter No 1.</b> Standard cell Layout creation Layout Practice Sessions (DRC/LVS Dirty layout), Understanding verification errors, Error debugging skills, Hands on experience of using layout editor, Quality of the layout, Half DRC rules, Mega module creation.		8 hrs	
<b>Chapter No 2.</b> Analog layout Importance of performance in Analog layout, Importance of floor planning and placement, Attributes need to be taken care during routing stage, Introduction to DRC, LVS, Density and RCX.		8 hrs	
<b>Chapter No 3.</b> Matching and Guard rings, Matching: Introduction to mismatch concepts, Causes for mismatch, Types of mismatch, Rules for matching, Activities. Guard ring : What is guard ring, Usage of guard ring		6 hrs	
<b>Chapter No 4.</b> Reliability issues Introduction to failure mechanism, Causes of reliability issues, Process enhancement techniques and Layout considerations to reduce reliability issues		8 hrs	
<b>Chapter No 5.</b> Physical design of amplifier and buffer Applying the studied concepts and doing layout, Prioritising the constraints given, Quality checks, Buddy reviews and implementations, Documentation		10 hrs	
<b>Reference:</b> The Art of Analog Layout – Alan Hastings CMOS IC layout – Dan Clien IC Layout Basics – Chris saint and Judy saint			



Earlier known as  
B. V. B. College of Engineering & Technology

## School of Electronics & Communication Engineering

Course Code: <b>19EECE322 / 19EECE422</b>		Course Title: <b>Introduction to Deep Learning</b>	
L-T-P: <b>2-0-1</b>		Credits: <b>3</b>	Contact Hrs: <b>4</b>
ISA Marks: <b>50</b>		ESA Marks: <b>50</b>	Total Marks: <b>100</b>
Teaching Hrs: <b>42</b>		Exam Duration: <b>3 hrs</b>	
<b>Content</b>			<b>Hrs</b>
<b>Unit - 1</b>			
<b>Chapter 1: Introduction to Deep Learning:</b> What is Deep Learning?, Applications of deep learning, Differences between machine learning and deep learning, Basics of Neural Networks, Supervised Learning with Neural Networks, Logistic regression as a neural network, Computation graph, shallow neural networks, Deep neural networks. Introduction to metric tensors and tensorflow, Basic programs in tensorflow.			8 hrs
<b>Chapter 2: Hyper-Parameter Tuning, Regularization and Optimization:</b> Basics of Hyper-parameters, Regularization, Need for regularization, dropout regularization, gradient checking, mini-batch gradient descent, exponentially weighted averages and its bias correction, Gradient descent with decay, Adam's optimization algorithm, The problem of local minima, weight initialization in neural networks, Normalizing activations in a network, Fitting Batch norm into a network, Softmax regression, Softmax classifier.			8 hrs
<b>Unit - 2</b>			
<b>Chapter 3: Convolutional Neural Networks</b> Introduction to Computer Vision and Image Processing, 2D Convolutions, Strided convolution, convolution over volume, One layer of a convolution network, ReLu and pooling, Example of a ConvNet, Classic CNN Networks, ResNet architecture, Inception Networks, Transfer learning, Data Augmentation, Residual networks, Object Localization, Landmark and object detection, Convolutional implementation of sliding windows, YOLO algorithm, Car detection algorithm using YOLO, One shot learning, Face recognition algorithm.			12 hrs
<b>Chapter 4: Recurrent Neural Networks</b> Backpropagation through time, RNN model, Types of RNN, Vanishing gradients with RNN, Gated Recurrent Unit, LSTM, Bidirectional RNN, Deep RNN, basics of NLP and Concept of word embedding, speech recognition.			04 hrs
<b>Unit - 3</b>			
<b>Chapter 5: Unsupervised Deep Learning</b> Concepts of Unsupervised deep learning, RBM (Restricted Boltzman Machine) and auto encoders, structure of Auto encoders, collaborative filtering with RBM, Deep belief networks.			10 hrs



Earlier known as

**B. V. B. College of Engineering & Technology**

## School of Electronics & Communication Engineering

---

### Text Books

- Deep Learning, Ian Goodfellow, Yoshua Bengio and Aaron Courville, MIT Press, <http://www.deeplearningbook.org>, 2016.
- Neural Networks and Deep Learning by Michael Nielsen.

### References

- Deep Learning with Python, Francois Chollet, by Manning Publications, 2018.
- Deep Learning by Microsoft Research
- Deep Learning Tutorial by LISA lab, University of Montreal



Earlier known as

B. V. B. College of Engineering & Technology

## School of Electronics & Communication Engineering

Laboratory Title: <b>Senior Design Project</b>	Lab. Code: <b>20EECW401</b>
Credit : 0-0-6 Total Hours: <b>70hours/week</b>	Duration of exam: <b>2 hours</b>
Total Exam Marks: <b>100</b>	ISA Marks: <b>50</b>

Application Areas are,

- Smart City
- Connected Cars
- Home Automation
- Health care
- Smart energy
- Automation of Agriculture

### Guide lines for selection of a project:

- The project needs to encompass the concepts learnt in the previous semesters, so that the student will learn to integrate, the knowledge base acquired to provide a solution to the defined problem statement of the project work.
- Student can select a project which leads to a product or model or prototype.
- Time plan: Effort to do the project should be between 60-70Hrs per team, which includes self-study of an individual member (80-100 Hrs) and team work (40-50hrs).
- Learning overhead should be 20-25% of total project development time.

### Criteria for group formation:

- 3-4 students in a team.
- Role of teammates: Team lead and members.

### Allocation of Guides and Mentors for the projects:

Every Project batch will be allocated with one faculty.

### Details of the project batches:

- Number of faculty - members: 50
- Number of students: 3-4 students in a team.

### Role of a Guide

The primary responsibility of the guide is to help students to understand the meaning and need of various stages in the implementation of the project. At every stage of the project development, guide should help towards its successful completion as per the predefined standards.



Earlier known as

B. V. B. College of Engineering & Technology

## School of Electronics & Communication Engineering

### **How student should carry out a project:**

- Define the problem.
- Specify the requirements.
- Specify the design in the understandable form (Block Diagram, Flowchart, Algorithm, etc).
- Analyze the design and identify hardware and software components separately.
- Select appropriate simulation tool and development board for the design.
- Implement the design.
- Optimize the design and generate the results.
- Result representation and analysis.
- Prepare a document and presentation.

### **Report Writing**

- The format for report writing should be downloaded from <ftp://10.3.0.3/projects>
- The report needs to be shown to guide and committee for each review.
- 

### **Evaluation Scheme**

- Internal semester assessment (ISA)
- Evaluation is done based on the evaluation rubrics given in Table 1
- Project shall be reviewed and evaluated by the concerned Guide for 50% of the marks.
- Project shall be evaluated by the review committee for 50% of the marks.



Earlier known as  
**B. V. B. College of Engineering & Technology**

## School of Electronics & Communication Engineering

Course Code: 20EECE406	Course Title: AUTOSAR	
L-T-P: 3-0-0	Credits: 3	Contact Hrs: 40
CIA Marks: 50	SEE Marks: 50	Total Marks: 100
Teaching Hrs: 40		Exam Duration: 3 hrs

Content	Hrs
<b>Unit - 1</b>	
<b>Chapter No. 1: AUTOSAR Fundamentals</b> Evolution of AUTOSAR – Motivations and Objectives AUTOSAR consortium – Stake holders – work Packages, AUTOSAR Partnership, Goals of the partnership, Organization of the partnership, AUTOSAR specification, AUTOSAR Current development status, BSW Conformance classes: ICC1, ICC2, ICC3, and Drawbacks of AUTOSAR.	8 hrs
<b>Chapter No. 2: AUTOSAR layered Architecture</b> AUTOSAR Basic software, Details on the various layers , Details on the stacks Virtual Function Bus (VFB) Concept Overview of AUTOSAR Methodology , Tools and Technologies for AUTOSAR AUTOSAR Application Software Component (SW-C) ,Types of SW-components AUTOSAR Run Time Environment (RTE): RTE Generation Process: Contract Phase, Generation Phase, MCAL, IO HW Abstraction Layer, Partial Networking, Multicore, J1939 Overview, AUTOSAR Ethernet, AUTOSAR E2E Overview , AUTOSAR XCP, Metamodel , From the model to the process , Software development process.	7 hrs
<b>Unit - 2</b>	
<b>Chapter No. 3: Methodology of AUTOSAR and Communication in AUTOSAR</b> CAN Communication, CAN FD, CANape, Application Layer and RTE, intra and inter ECU communication, Client-Server Communication, Sender-Receiver, Communication, CAN Driver, Communication Manager (ComM), Overview of Diagnostics Event and Communication Manager	10 hrs
<b>Chapter No. 4: Overview about BSW constituents</b> BSW Constituents: Memory layer, COM and Services layer, ECU abstraction, AUTOSAR, Operating system, Interfaces: Standard interface, AUTOSAR standardized interface, BSW-RTE interface,(AUTOSAR interface), BSW-ECU hardware interface, Complex device drivers and BSW module configuration, AUTOSAR Integration.	5 hrs
<b>Unit - 3</b>	
<b>Chapter 5: MCAL and ECU abstraction Layer</b> Microcontroller Drivers, Memory drivers: on-chip and off chip drivers, IO drivers(ADC, PWM, DIO), Communication drivers: CAN driver, LIN drivers, Flexray	5 hrs
<b>Chapter 6: Service Layer</b>	5 hrs



Earlier known as

B. V. B. College of Engineering & Technology

## School of Electronics & Communication Engineering

Diagnostic Event Manager, Function inhibits Manager, Diagnostic communication manager, Network management, Protocol data unit router, Diagnostic log and trace unit, COMM manager.

### Text Books (List of books as mentioned in the approved syllabus)

☐ Ronald K. Jurgen, Infotainment systems, 2007, SAE International, 2007

Laboratory Title: <b>Project Work</b>	Lab. Code: <b>20EECW402</b>
Credit : 0-0-11 Total Hours: <b>22 hours/week</b>	Duration of exam: 2
Total Exam Marks: ISA : 50	ESA Marks: <b>50</b>

Application Areas are,

- Smart City
- Connected Cars
- Home Automation
- Health care
- Smart energy
- Automation of Agriculture

### Guide lines for selection of a project:

- The project needs to encompass the concepts learnt in a subject/s studied in the previous seven semesters, so that the student will learn to integrate, the knowledge base acquired to provide a solution to the defined problem statement of the project work.
- Student can select a project which leads to a product or model or prototype.
- Time plan: Effort to do the project should be between 120-150 Hrs per team, which includes self-study of an individual member (80-100 Hrs) and team work (40-50hrs).
- Learning overhead should be 20-25% of total project development time.

### Criteria for group formation:

- 3-4 students in a team.
- Role of teammates: Team lead and members.

### Allocation of Guides and Mentors for the projects:

Every Project batch will be allocated with one faculty.

### Details of the project batches:

- Number of faculty members : 64
- Number of students: 3-4 students in a team-46 Teams
- Internship Students: 93

### Role of a Guide





Earlier known as  
**B. V. B. College of Engineering & Technology**

## School of Electronics & Communication Engineering

The primary responsibility of the guide is to help students to understand the meaning and need of various stages in the implementation of the project. At every stage of the project development, guide should help towards its successful completion as per the predefined standards.

### **How student should carry out a project:**

- Define the problem
- Specify the requirements
- Specify the design in the understandable form (Block Diagram, Flowchart, Algorithm, etc)
- Analyze the design with hardware and software components separately.
- Select appropriate simulation tool and development board for the design.
- Implement the design
- Optimize the design and generate the results
- Result representation and analysis
- Prepare a document and presentation.

### **Report Writing**

- The format for report writing should be downloaded from <ftp://10.3.0.3/projects>
- The report needs to be shown to guide and committee for each review.

### **Evaluation Scheme**

#### **Internal semester assessment (ISA)**

Evaluation is done based on the evaluation rubrics given in Table 1

- Project shall be reviewed and evaluated by the concerned Guide for 50% of the marks.
- Project shall be evaluated by the review committee for 50% of the marks.



Earlier known as

B. V. B. College of Engineering & Technology

## School of Electronics & Communication Engineering

Course Title: Internship- Project	Course Code: 20EECW494
L-T-P: 0-0-11	Duration of ESA: 2hr
ESA Marks: 50	ISA Marks: 50

Engineering graduates unlike graduates from other fields require a strong industry connect during the course. This experience is provided through industry internships during VIII Semester of the program. Internships make students more competitive in the job market. During internship the student gains competency while working on live projects meeting all the deadlines related to project work. The students of the VIII semester are permitted to opt for full-time Industry Internship. Students having placement offers usually undergo internship at their respective industries, while others choose industry, based on their competency in consultation with the department.

The implementation details and impact of internships in the department are discussed below.

The internship has 2 mandatory components; i) Internship Training, and ii) Internship – Project.

- Internship Training: Industry offers training in learning tools/ framework / programming language / Industrial practices to carry out the Internship project.
- Internship-Project: Industry assigns a well-defined problem statement for the project and provides an industry mentor to execute the project. The University guide in consultation with Industry Guide reviews the project progress at regular intervals using Skype/ Webex or personal visit to the industry.

At the end of the Internship, student has to submit Internship Training Report & Internship Project report to the University. Contents of the Reports shall be decided in consultation with Industry Guide. Industry shall issue Internship Certificate to student-intern.

The expectations from most of the problem statements were either to develop a subsystem of a bigger system or development of a relatively smaller system itself. Students developed either a working prototype or proof of concept as part of their project work. Students worked on simulation projects as well.