



**Department of Electrical & Electronics Engineering**

Syllabus

**Course Code: 18EEEC301**

**Course Title: Linear Integrated Circuits**

L-T-P: 3-0-0

Credits: 3

Contact Hrs: 40

CIE Marks: 50

SEE Marks: 50

Total Marks: 100

Teaching Hrs: 40

Exam Duration: 3 hrs

Chapter No.	Unit-I	
1	<b>Current Mirrors</b> Current Mirror circuits and Modeling, Figures of merit (output impedance, voltage swing), Widlar, Cascode and Wilson current Mirrors, Current source and current sink.	05 Hrs
2	<b>Basic OPAMP architecture</b> Basic differential amplifier, Common mode and difference mode gain, CMRR, 5-pack differential amplifier, 7-pack operational amplifier, Slew rate limitation, Instability and Compensation, Bandwidth and frequency response curve	06 Hrs
3	<b>OPAMP characteristics</b> Ideal and non-ideal OPAMP terminal characteristics, Input and output impedance, output Offset voltage, Small signal and Large signal bandwidth.	04 Hrs
	<b>Unit-II</b>	
4	<b>OPAMP with Feedback</b> OPAMP under Positive and Negative feedback, Impact Negative feedback on linearity, Offset voltage, Bandwidth, Input and Output impedances, Follower property, Inversion property	05Hrs
5	<b>Linear applications of OPAMP</b> DC and AC Amplifiers, Voltage Follower, Summing, Scaling and Averaging amplifiers (Inverting, Non-inverting and Differential configuration), Integrator, Differentiator, Current amplifiers, Instrumentation amplifier, Phase shifters, Voltage to current converter, Phase shift oscillator, Weinbridge oscillator, Active Filters – First and second order Low pass & High pass filters.	10 Hrs
	<b>Unit-III</b>	
6	<b>Nonlinear applications of OPAMP</b> Crossing detectors (ZCD. Comparator), Schmitt trigger circuits, Monostable & Astable multivibrator, Triangular/rectangular wave generators, Waveform generator, Voltage controlled Oscillator, Precision rectifiers, Limiting circuits. Clamping circuits, Peak detectors, sample and hold circuits, Log and antilog amplifiers, Multiplier and divider Amplifiers, Voltage Regulators.	10 Hrs

**Text Books**

- 1 Sedra and Smith, "Microelectronics", 5<sup>th</sup> edition, Oxford University Press.
- 2 Ramakant A. Gayakwad, "Op - Amps and Linear Integrated Circuits", 4th edition, PHI.

**Reference Books:**

- 1 Robert. F. Coughlin & Fredrick F. Driscoll, "Operational Amplifiers and Linear Integrated Circuits", PHI/Pearson, 2006.
- 2 James M. Fiore, "Op - Amps and Linear Integrated Circuits", Thomson Learning, 2001
- 3 Sergio Franco, "Design with Operational Amplifiers and Analog Integrated Circuits", TMH, 3e, 2005
- 4 David A. Bell, "Operational Amplifiers and Linear IC's", 2nd edition, PHI/Pearson, 2004



**Department of Electrical & Electronics Engineering**

Syllabus

**Laboratory Title: Control System Lab**

**Lab. Code: 18EEEP302**

**Total Hours: 32**

**Duration of Exam: 02**

**Total Exam Marks: 20**

**Total ISA. Marks: 80**

<b>Category: Demonstration</b>		<b>Total Weightage: 10.00</b>	<b>No. of lab sessions: 2.00</b>
<b>Expt./ Job No.</b>	<b>Experiment/job Details</b>		
1	Demonstration of heat tank simulator without controller using Labview Interactive learning model		
2	Demonstration of temperature control of liquid tank simulator using Labview Interactive learning model		
<b>Category: Exercises</b>		<b>Total Weightage: 40.00</b>	<b>No. of lab sessions: 5.00</b>
<b>Expt./ Job No.</b>	<b>Experiment/job Details</b>		
1	Time response specifications of second order system		
2	Frequency response of second order system		
3	P,PI and PID controllers-effect on plant step response		
4	Lag and Lead Compensators- determination of frequency response		
5	Determination of Phase and Gain margin		
<b>Category: Structured Enquiry</b>		<b>Total Weightage: 30.00</b>	<b>No. of lab sessions: 4.00</b>
<b>Expt./ Job No.</b>	<b>Experiment/job Details</b>		
1.	Each batch consisting of 4 students work on a given design problem- To employ MATLAB to design compensator/controller for a system to meet given specifications and analyze the performance by simulating the time and frequency responses. To submit a technical report (consisting of objectives, specifications set, list of assumptions, design formulation, design calculations, simulation results, design validation)		



**Department of Electrical & Electronics Engineering**

Syllabus

**Course Code: 18EEEE301**

L-T-P: 3-0-0

ISA Marks: 50

Teaching Hrs: 40

**Course Title: Object Oriented Programming with C++**

Credits: 3

ESA Marks: 50

Contact Hrs: 3

Total Marks: 100

Exam Duration: 03 hrs

Content	Hrs
<b>Unit - 1</b>	
<b>Chapter 01: Introduction</b> Principles of Object Oriented Programming, Procedure oriented and Object oriented Programming, Basic Concepts of OOP, Benefits and Applications of OOP, Beginning with C++, Simple C++ program, C++ with classes, Structure of C++ program, Creating, compiling and linking C++ programs.	4 hrs
<b>Chapter 02: Classes and Objects</b> Structures and Classes, Specifying a Class, Defining Member functions, C++ program with class, Access Specifiers, Scope Resolution Operators, Inline functions, Static Data Members, Static Member Functions, Friend Functions.	7 hrs
<b>Chapter 03: Constructors and Destructors</b> Introduction, Parameterized Constructors, Multiple Constructors, Copy Constructor, Dynamic Constructor, Destructors, Dynamic allocation of objects - new and delete operators.	4 hrs
<b>Unit - 2</b>	
<b>Chapter 04: Inheritance</b> Introduction, Defining Derived Classes, Types of Inheritance, Virtual Base Classes, Abstract Classes, Constructors in Derived Classes, Nesting of Classes.	6 hrs
<b>Chapter 05: Virtual Functions and Polymorphism</b> Pointers to objects, this pointer, Pointers to Derived classes, Virtual Functions. Pure Virtual Functions.	5 hrs
<b>Chapter 06: Exception Handling</b> Basics, Exception Handling Mechanism, Throwing, Catching and Rethrowing Exceptions.	4 hrs
<b>Unit - 3</b>	
<b>Chapter 07: Function Overloading, Operator Overloading</b> Function Overloading, Overloading Constructors, Defining operator Overloading, Unary and Binary operator overloading, Rules for overloading operators.	5 hrs
<b>Chapter 08: Templates, STL</b> Class Templates, Function Templates, Overloading of Template functions, Components of STL, Containers, Iterators, Application of Container Classes.	5 hrs

**Text Books (List of books as mentioned in the approved syllabus)**

1. E.Balagurusamy, Object Oriented Programming with C++, 4th edition, Tata McGrawHill, 2008
2. Herbert Schildt, C++ The Complete Reference, Fourth Edition, Tata McGrawHill, 2003

**References**

1. Yashavant P. Kanetkar, Let Us C++, 1st, BPB Publications,



**Department of Electrical & Electronics Engineering**

**Syllabus**

**Course Title: Digital System Design using Verilog**

**Course Code: 18EEEP303**

**L-T-P: 0-0-2**

**Credits: 2**

**Contact Hours: 4Hrs/week**


**ISA Marks: 80**

**SEA Marks:20**

**Total Marks: 100**

**Teaching + Lab. Hours: 48 Hrs Examination Duration: 2 Hrs**

1.	Chapter No. 1. Architecture of FPGA Architecture of FPGS: Spartan 3, What Is HDL, Verilog HDL Data Types and Operators.	4hrs
2.	Chapter No. 2. Data Flow Descriptions Highlights of Data-Flow Descriptions, Structure of Data-Flow Description, Data Type – Vectors, Testbench.	6 hrs
3.	Chapter No. 3. Behavioral Descriptions Behavioral Description highlights, structure of HDL behavioral Description, The VHDL variable –Assignment Statement, sequential statements, Tasks and Functions	10 hrs
4.	Chapter No. 4. Structural Descriptions Highlights of structural Description, Organization of the structural Descriptions, Binding, state Machines, Generate, Generic, and Parameter statements	10 hrs
5.	Chapter No. 5:Finite State Machine: Moore Machines, Mealy Machines	4hrs
6.	Chapter No. 6:Timing Issues in Digital Circuits: Setup Time Constraints, Hold Time Constraints, Static Time analysis, Critical Path, Clock Skew.	6hrs
7.	Chapter No. 7. Advanced HDL Descriptions File operations in Verilog, Memories: RAM, ROM, Block Memories( Xilinx IP)	8hrs

 <b>KLE</b> Technological University Creating Value Leveraging Knowledge	<b>FORM</b> ISO 9001: 2008	Document #: FMCD2005	Rev: 1.0			
				<b>Department of Electrical &amp; Electronics Engineering</b>		
				Syllabus		

**Course Code: 18EEEP301**

**Title: Data Structure Using C Lab**

**L-T-P: 0-0-3**

**Credits:3**

**Contact Hrs: 4 hrs/week**

**CIE Marks: 80 SEE Marks: 20**

**Total Marks: 100**

**Teaching Hrs: 48hrs**

**Exam Duration: 3 hrs**

Chapter No.	Unit-I	
1	<b>Programming on pointer concepts:</b> Pointer concepts, 1D and 2D arrays, pointers to functions, memory management functions	02+02 Hrs
2	<b>Programming on string handling functions using pointers, structures, bit-fields:</b> Perform string handling functions like String length, String concatenate, Strings compare, String copy and Strings reverse, Implementing Structures, union and bit-field.	02+02 Hrs
3	<b>Programming on files:</b> Open, Close, Read, Write and Append the file.	02+02 Hrs
4	<b>Programming on stack data structures and applications:</b> Insert delete and display an integer in a stack, Conversion from Infix to postfix & Infix to Prefix, Recursion.	02+02 Hrs
5	<b>Programming on queue data structures:</b> Insert at rear end, delete at front end and display the integers in queue, Deque and circular queue.	02+02 Hrs
6	<b>Programming on linked lists:</b> Insert, delete and display a node in Singly Linked List, Doubly Linked List and Circular Linked List.	06+03 Hrs
7	<b>Programming on trees:</b> Perform various operations on binary trees, find max, min value in a binary search trees, find the height of a tree, count nodes in a tree, delete a node in a tree.	02+02 Hrs
8	<b>Programming on sorting:</b> Merge sort, Quick sort, Heap sort, Shell sort, Radix sort.	02+02 Hrs
<b>9</b>	<b>Programming on graphs:</b> Compare Breadth First Sort Sort, and Depth First Sort	02+02 Hrs
10	<b>Programming on hashing tables:</b> Implement different methods of hash tables.	02+02 Hrs
11	<b>Open ended experiment:</b> Implement given Data structures.	02+02 Hrs

**Text Books**

- 1 Horowitz, Sahani, Anderson-Feed, "Fundamentals of Data Structures in C", 2ed, Universities Press, 2008
- 2 Aaron M. Tenenbaum, "Data Structures Using C", Pearson Education India, 2003
- 3 Richard F. Gilberg, Behrouz A. Forouzan "Data Structures: A Pseudocode Approach With C", 2<sup>nd</sup> Edition, Course Technology, Oct 2009.

**Reference Books:**

- 1 E Balaguruswamy, "The ANSI C programming Language", 2ed., PHI, 2010.
- 2 Yashavant Kanetkar, "Data Structures through C", BPB publications 2010



**Department of Electrical & Electronics Engineering**

Syllabus

**Course Code: 19EEEC401      Course Title: Power System Modeling, Operation & Control**

L-T-P: 3-0-0

Credits: 3

Contact Hrs: 40

CIE Marks: 50


SEE Marks: 50

Total Marks: 100

Teaching Hrs: 40

Exam Duration: 3 hrs

Chapter No.	Unit-I	
1	<b>Formation of network matrices :</b> Multi-port power system representation, performance equations in bus frame of reference, definitions of Network models $Y_{bus}$ and $Z_{bus}$ , Primitive element representations, primitive performance equations,, Formation of Ybus by method of Inspection, Introduction to graph theory-definitions of terms, Bus incidence matrix, Ybus by the method of singular transformation, Examples on Ybus formation by singular transformation (with no mutual coupling) and Inspection method, Zbus building algorithm-addition of uncoupled branches and links, modification of Zbus for changes in elements not mutually coupled, Examples on Zbus formation	8 hrs
2	<b>Optimal load dispatch :</b> Importance and objective of economic load dispatch, Fuel cost and Incremental fuel cost, Optimal load allocation between plants neglecting transmission losses, Examples on optimal load allocation with and without generation constraints, Optimal load allocation considering transmission losses, General transmission loss formula, Examples.	7 hrs
<b>Unit-II</b>		
3	<b>Load flow analysis :</b> Importance of Power flow, Classification of busses, General steps in load flow analysis, Off-nominal ratio tap changing ratio transformer representation. Bus voltage solution by Gauss and Gauss-Seidel methods without PV buses, Handling PV buses in Gauss-Seidel method, N-R load flow model in polar coordinates, formation of NR Jacobian, Introduction to FDLF load flow model, Comparison of Gauss-Seidel, NR and FDLF load flow methods, Examples on one iteration of load flow solution.	8 hrs
4	<b>Load frequency control :</b> Introduction to load frequency control problem, Working principle of speed governor, Model of isolated power system area –block diagram representation, Expression for steady-state frequency deviation, Parallel operation of generators –expression for operating frequency and load sharing,, two area load frequency control, steady-state operation of multi-area system under free governor operation, Examples on load sharing between areas.	7 hrs
<b>Unit-III</b>		
5	<b>Reactive power and voltage control :</b> Power flow through a line, Relation between voltage, power and reactive power at a node, Brief descriptions of methods of voltage control-by injection of reactive power and tap changing transformer. Generator reactive power control by AVR-simplified AVR system model, AVR response.	5 hrs
6	<b>Power System Simulations:</b> Simulation of automatic generation control, simulation of small signal stability of a SMIB power system, Transient stability simulation of SMIB power system using trapezoidal integration, simulation of classical economic load dispatch Algorithm	5 hrs

	<b>KLE</b> Technological University Creating Value Leveraging Knowledge	<b>FORM</b> ISO 9001: 2008	<b>Document #:</b> FMCD2005	<b>Rev: 1.0</b>
<b>Department of Electrical &amp; Electronics Engineering</b>				
<b>Syllabus</b>				

**Text Books**

- 1 Stagg and El-Abid, Computer Methods in power system analysis, First Edition, Mc-Graw Hill, 1968
- 2 Kothari and Nagarath, Modern power system analysis, 3<sup>rd</sup> Edition, Tata McGraw Hill, 2004

**Reference Books:**

- 1 P. Kundur, Power system stability and control, First Edition, Tata McGraw Hill, 2007
- 2 Hadi Sadat, Power System analysis, Ed. First Edition, Tata McGraw Hill, 2002
- 3 A.R. Bergen and Vijay Vittal, Power system analysis, Ed. First Edition, Pearson Ed, 2009



**Department of Electrical & Electronics Engineering**

Syllabus

Course Code: 19EEEE401

L-T-P: 3- 0- 0

Course Title: **Flexible AC Transmission System (FACTS)**

CIE Marks: **50**

Teaching Hrs: **40 hrs**

SEE Marks: **50**

UNIT I		Hrs
<b>1.</b>	<b>FACTS: Concept and General System Considerations:</b> Transmission Interconnection, Flow of power in AC system, Limits of loading capability, Power flow and dynamic stability consideration of a Transmission Interconnection, Relative importance of controllable parameters, and Basic types of FACTS controllers, Brief description and Definitions of FACTS controllers, Perspective: HVDC or FACTS	10 hrs
<b>2.</b>	<b>Voltage Sourced Converters:</b> Basic Concepts, Single Phase Full Wave Bridge Converter Operation, Single phase Leg operation, Three Phase Full Wave Bridge Converter, Transformer Connection for 12 pulse operation	05 hrs
UNIT II		
<b>3.</b>	<b>Current Sourced Converters:</b> Basic concepts, Three phase full wave diode rectifier, Thyristor based converter Rectifier operation with gate turn ON, Current sourced converter with turn OFF devices, Current sourced versus Voltage sourced converter.	05 hrs
<b>4.</b>	<b>Objectives of Series and Shunt Compensation:</b> Objective of Shunt Compensation, Methods of Controllable VAR Generation, Static VAR Compensators SVC STATCOM, Objective of Series Compensation, Static Series Compensators, GCSC, TSSC, TCSC and SSSC	10 hrs
Unit – III		
<b>5.</b>	<b>Static Voltage, Phase Angle Regulators:</b> Objectives of Static Voltage and Phase Angle Regulators, Approach to Thyristor Controlled Voltage and Phase Angle Regulators, TCVR and TCPAR,	05hrs
<b>6.</b>	<b>Combined Compensators:</b> Unified Power Flow Controller UPFC and Interline Power Flow Controller IPFC.	05hrs

**Text Book:**

1. Narain G. Hingorani, and Laszlo Gyugyi., “*Understanding FACTS*”, IEEE Press, Standard Publishers Distributors, Delhi, 200, ISBN 81 86308 79 2.

**References Book:**

1. K. R Padiyar, “*FACTS controllers in Power Transmission and Distribution*”, New Age International Publishers, New-Delhi, 2007, ISBN 978 81 224 2142 2.





**Department of Electrical & Electronics Engineering**

Syllabus

**Course Code: 19EEEE0401**

**Course Title: Wind and PV Electrical Energy Systems**

**Teaching Hours: 42**

**L-T-P:3-0-0**

**CIE: 50 Marks**

**SEE: 50 Marks**

1.	<b>Introduction to Wind Energy Systems</b> Historical development of wind power, types of wind turbines, power in the wind.	<b>2 hrs</b>
2.	<b>Wind Turbine generators</b> Impact of tower height, maximum rotor efficiency, wind turbine generators, importance of variable rotor speeds, pole changing induction generators, multiple gear boxes, variable slip induction generators, indirect grid connection systems.	<b>5 hrs</b>
3.	<b>Average power in the wind</b> Discrete wind histogram, wind power probability density functions, Weibull and Rayleigh statistics, average power in the wind with Rayleigh statistics. Annual energy using average turbine efficiency, wind farms.	<b>8 hrs</b>
<b>Unit-II</b>		
4.	<b>Specific wind turbine performance calculations</b> Aerodynamics, idealized wind turbine power curve, optimizing rotor diameter and generator rated power, wind speed cumulative distribution function, using real power curves with Weibull statistics, using capacity factor to estimate energy produced.	<b>5 hrs</b>
5.	<b>PV materials and electrical characteristics</b> Introduction, generic PV cell, cells to modules to arrays, PV I-V curve at STC, impacts of temperature and insolation on I-V curve, shading impacts on I-V curve	<b>5 Hrs</b>
6.	<b>PV systems</b> Introduction, current-voltage curves for loads, grid connected systems, grid connected PV system economics, stand-alone PV systems, PV power water pumping	<b>5 Hrs</b>
<b>Unit -III</b>		
7.	<b>The solar resource</b> Solar spectrum, earth's orbit, altitude angle of the sun, solar position at any time of day, sun path diagrams, solar time and civil time, sun rise and sun set, clear sky direct beam radiation.	<b>5 Hrs</b>
8.	<b>Insolation and its measurement</b> Total insolation on a solar collecting surface, monthly clear sky insolation, solar radiation measurements, average monthly insolation.	<b>5 Hrs</b>

**Text Book**

- Gillbert M Masters, Renewable and efficient Electric Power Systems, Wiley Interscience, New Jersey, 2004.

**References:**

- B. H. Khan, Non Conventional Energy Resources, TMH Publishers, New Delhi , 2006.



**Department of Electrical & Electronics Engineering**

Syllabus

**Course Code: 19EEEE402**

L-T-P: 0-0-3

ISA Marks: 50

Teaching Hrs: 40

**Course Title: Embedded Linux**

Credits: 03


ESA Marks: 50

Contact Hrs: 03

Total Marks: 100

Exam Duration: 03 hrs

Content	Hrs
<b>Unit - 1</b>	
<b>Chapter 01: Introduction to Embedded Linux:</b> A Brief History of Linux -Benefits of Linux -Acquiring and Using Linux -Examining Linux Distributions - Devices and Drives in Linux-Components: Kernel, Distribution, Sawfish, and Gnome.	4 hrs
<b>Chapter 02: Overview of Embedded Linux:</b> Overview: Development-Kernel architectures and device driver model- Embedded development issues-Tool chains in Embedded Linux-GNU Tool Chain (GCC,GDB, MAKE, GPROF & GCONV)- Linux Boot process.	5 hrs
<b>Chapter 03: System Management and user interface:</b> Boot sequence-System loading, sys linux, Lilo, grub-Root file system-Binaries required for system operation-Shared and static Libraries overview-Writing applications in user space-GUI environments for embedded Linux system.	5 hrs
<b>Unit - 2</b>	
<b>Chapter 04: File system in Linux:</b> File system Hierarchy-File system Navigation -Managing the File system -Extended file systems-INODE-Group Descriptor-Directories-Virtual File systems- Performing File system Maintenance -Locating Files -Registering the File systems- Mounting and Unmounting -Buffer cache-/proc file systems-Device special files.	6 hrs
<b>Chapter 05: Configuration:</b> Configuration, Compilation & Porting of Embedded Linux-Examining Shells -Using Variables -Examining Linux Configuration Script Files -Examining System Start-up Files -Creating a Shell Script.	4 hrs
<b>Chapter 06: Process management and Inter process communication:</b> Managing Process and Background Processes -Using the Process Table to Manage Processes -Introducing Delayed and Detached Jobs - Configuring and Managing Services - Starting and Stopping Services -Identifying Core and Non-critical Services -Configuring Basic Client Services -Configuring Basic Internet Services -Working with Modules. IPC-Benefits of IPC- Basic concepts-system calls-creating pipes-creating a FIFO-FIFO operations-IPC identifiers-IPC keys-IPCS commands- Message queues-Message buffer-Kernel Ring Buffer semaphores-semtools-shared memory semtools- signals-sockets.	8 hrs
<b>Unit - 3</b>	
<b>Chapter 07: Linux device drivers:</b> Devices in Linux- User Space Driver APIs- Compiling, Loading and Exporting- Character Devices- Tracing and Debugging- Blocking and Wait Queues- Accessing Hardware- Handling Interrupts- Accessing PCI hardware- USB Drivers- Managing Time- Block Device Drivers- Network Drivers- Adding a Driver to the Kernel Tree.	8 hrs

	<b>KLE</b> Technological University Creating Value Leveraging Knowledge	<b>FORM</b> ISO 9001: 2008	<b>Document #:</b> FMCD2005	<b>Rev: 1.0</b>
<b>Department of Electrical &amp; Electronics Engineering</b>				
Syllabus				

Text Books (List of books as mentioned in the approved syllabus)

1. Embedded Linux – Hardware, Software and Interfacing - Craig Hollabaugh, Addison-Wesley Professional, 2002
2. Embedded / Real-Time Systems: Concepts, Design and Programming Black Book, New ed (MISL-DT) Paperback – 12 Nov 2003.

References

3. Building Embedded Linux Systems, Karim Yaghmour, First edition, April 2003.
4. Embedded Linux- John Lombardo, Newriders.com



**Department of Electrical & Electronics Engineering**

**Syllabus**

**Course Code: 19EEEE301**

**Course Title: CMOS VLSI Circuits**

L-T-P: 3-0-0

Credits: 3

Contact Hrs: 40

ISA Marks: 50

ESA Marks: 50

Total Marks: 100

Teaching Hrs: 40

Exam Duration: 3 hrs


Content	Hrs
<b>Unit – 1</b>	
<b>Chapter No. 1. Introduction to VLSI and IC fabrication technology</b> VLSI Design Flow, Semiconductor Technology - An Overview, Czochralski method of growing Silicon, Introduction to Unit Processes (Oxidation, Diffusion, Deposition, Ion-implantation), Basic CMOS technology - Silicon gate process, n-Well process, p-Well process, Twin-tub Process, Oxide isolation.	06 hrs
<b>Chapter No. 2. Electronic Analysis of CMOS logic gates</b> DC transfer characteristics of CMOS inverter, Beta Ratio Effects, Noise Margin, MOS capacitance models. Transient Analysis of CMOS Inverter, NAND, NOR and Complex Logic Gates, Gate Design for Transient Performance, Switch-level RC Delay Models, Delay Estimation, Elmore Delay Model, Power Dissipation of CMOS Inverter, Transmission Gates & Pass Transistors, Tristate Inverter.	14 hrs
<b>Unit – 2</b>	
<b>Chapter No. 3. Design of CMOS logic gates</b> Stick Diagrams, Euler Path, Layout design rules, DRC, Circuit extraction, Latch up – Triggering Prevention.	06 hrs
<b>Chapter No. 4. Designing Combinational Logic Networks</b> Gate Delays, Pseudo nMOS, Clocked CMOS, Dynamic CMOS Logic Circuits, Dual-rail Logic Networks: CVSL, CPL.	08 hrs
<b>Unit – 3</b>	
<b>Chapter No. 5. VLSI Design Flow</b> Structured Design Strategies: Hierarchy, Regularity, Modularity, Locality, SDEF Layout Flow, Case Study IC tape out.	06 hrs

**Text Books (List of books as mentioned in the approved syllabus)**

1. John P. Uyemura, Introduction to VLSI Circuits and Systems, 1, Wiley, 2007
2. Neil Weste, David Harris & Ayan Banerjee, CMOS VLSI Design, 3, Pearson Ed, 2005
3. Sung-Mo Kang & Yusuf Leblebici, CMOS Digital Integrated Circuits: Analysis and Design, 3, Tata McGra, 2007

**References**

1. Wayne, Wolf, Modern VLSI design: System on Silicon, 3, Pearson Ed, 2005
2. Douglas A Pucknell and Kamran Eshraghian, Basic VLSI Design, 3, PHI, 2005
3. Phillip. E. Allen, Douglas R. Holberg, CMOS Analog circuit Design, 1, Oxford University, 2002

 <b>KLE Technological University</b> Creating Value Leveraging Knowledge	<b>FORM</b> ISO 9001: 2008	Document #: FMCD2005	Rev: 1.0			
				<b>Department of Electrical &amp; Electronics Engineering</b>		
				Syllabus		

**Course Code: 19EEEE302**

**L-T-P: 3-0-0**

**ISA Marks: 50**

**Teaching Hrs: 40**

**Course Title: Battery Management Systems**

**Credits: 3**

**ESA Marks: 50**

**Contact Hrs: 40**

**Total Marks: 100**

**Exam Duration: 3 hrs**

Content	Hrs
<b>Unit – 1</b>	
<b>Chapter No. 1. Introduction:</b> Introduction to electric vehicle & hybrid electric vehicle, types of batteries and their specific applications, Lithium-ion battery fundamentals: Battery Operation, Battery Construction, Battery Chemistry, Safety, Longevity, Performance, and Integration.	03 hrs
<b>Chapter No. 2. Battery Models:</b> Battery Models, Overview, self-Discharge Modeling, Thevenin Equivalent Circuit, Hysteresis, Coulombic Efficiency, Nonlinear Elements, parameter identification using SOC/OCV.	04hrs
<b>Chapter No. 3. BMS (Black-box approach):</b> Need for BMS, Typical inputs, typical outputs and typical functions Battery management system network in a typical electric vehicle.	02 hrs
<b>Chapter No. 4. BMS Architectures:</b> Monolithic, Distributed, Semi-Distributed, Connection Methods, Additional Scalability, Battery Pack Architectures.	02 hrs
<b>Chapter No. 5. System Control:</b> Contactor Control, Soft Start or Precharge Circuits, Control Topologies, Contactor Opening Transients, Chatter Detection, Economizers, Contactor Topologies, Contactor Fault Detection.	04 hrs
<b>Unit – 2</b>	
<b>Chapter No. 6. Data acquisition (Measurement):</b> Cell voltage, current and temperature measurement, Synchronization of Current and Voltage.	05 hrs
<b>Chapter No. 7. Battery Management System Functionalities:</b> CC/CV Charging Method, Target Voltage Method, Constant Current Method, Thermal Management, and Operational Modes.	03 hrs
<b>Chapter No. 8. Charge Balancing(Cell balancing):</b> Charge Balancing Strategies, Balancing Optimization, Charge Transfer Balancing, Flying capacitor.	05 hrs
<b>Chapter No. 9. SoC Estimation:</b> Columb counting, SoC corrections, OCV measurements, temperature compensation.	02 hrs
<b>Unit – 3</b>	
<b>Chapter No. 10. BMS communications:</b> Overview, Network Technologies ,I2C/SPI, RS-232 and RS-485 134, Local Interconnect Network, CAN 136 ,Ethernet and TCP/IP, Modbus, FlexRay, Network Design.	05 hrs
<b>Chapter No. 11. Battery Safety:</b> Functional Safety, Hazard Analysis, Safety Goals, Safety Concepts and Strategies, Reference Design for Safety.	05hrs

**Text Books**

1. Phillip Weicker “*A Systems Approach to Lithium-Ion Battery Management*” 2013, Artech house publisher



**Department of Electrical & Electronics Engineering**

Syllabus

Laboratory Title: **Power Electronics & Drives Laboratory**

Lab. Code: **19EEEP302**


Total Hours: **24**

Duration of SEE Hours: 3

SEE Marks: **20**

CIE Marks: **80**

<b>Category: Demonstration</b>	
<b>Expt./ Job No.</b>	<b>Experiment / Job Details</b>
1	Forward and Flyback DC-DC Converter
2	Single phase full bridge inverter
3	Half controlled Rectifier feeding R and RL load
4	Introduction to STEmbed Model based design and C-code generation for Power Electronics & Drives Application using TI's DSPs.
<b>Category: Exercise</b>	
<b>Expt./ Job No.</b>	<b>Experiment / Job Details</b>
1	Three phase full bridge controlled rectifier fed DC motor drive.
2	Fully controlled bridge rectifier feeding R and RL load
3	VSI based open loop volts/hertz control of three phase induction motor drive.
4	ADC, PWM pulse Generation and PI Controller design for PE and Drives application using STEmbed and TI's DSPs.
<b>Category: Structured Enquiry</b>	
<b>Expt./ Job No.</b>	<b>Experiment / Job Details</b>
1	To design, simulate and experimentally verify given drive system to meet defined specifications.

	<b>KLE</b> Technological University Creating Value Leveraging Knowledge	<b>FORM</b> ISO 9001: 2008	Document #: FMCD2005	Rev: 1.0
<b>Department of Electrical &amp; Electronics Engineering</b>				
Syllabus				

**Course Title: Signals and Systems**

**Course Code:19EEEC205**

**L-T-P: 3-0-0**

**Credits:3**

**Contact Hours: 3Hrs/week**

**ISA Marks: 50**

**SEA Marks:50**

**Total Marks: 100**

**Teaching Hours: 40 Hrs Examination Duration: 3 Hrs**

1.	<b>Chapter No. 1. Introduction and Classification of signals:</b> Definition of signal and systems. Sampling of analog signals, Continuous time and discrete time signal, Classification of signals as even, odd, periodic and non-periodic, deterministic and non-deterministic, energy and power. Elementary signals/Functions: exponential, sine, impulse, step and its properties, ramp, rectangular, triangular. Operations on signals: Amplitude scaling, addition, multiplication, differentiation, integration, time scaling, time shifting and time folding. Systems: Definition, Classification: linear and nonlinear, time variant and invariant, causal and non-causal, static and dynamic, stable and unstable, invertible.	8hrs
2.	<b>Chapter No. 2. Time domain representation of LTI System:</b> Definition of impulse response, convolution sum, convolution integral ,computation of convolution sum using graphical method for unit step to unit step, unit step to exponential, exponential to exponential, unit step to rectangular and rectangular to rectangular only. Properties of convolution.	7hrs
3.	<b>Chapter No. 3. Fourier Representation of Periodic Signals:</b> Fourier Representation of Periodic Signals: Introduction to CTFS and DTFS, definition, properties and basic problems.	5hrs
4.	<b>Chapter No. 4. Fourier Representation of aperiodic Signals:</b> FT representation of aperiodic CT signals, definition, FT of standard CT signals, Properties and their significance. FT representation of aperiodic discrete signals DTFT, definition, DTFT of standard discrete signals, Properties and their significance, Impulse sampling and reconstruction: Sampling theorem and reconstruction of signals.	10hrs
5.	<b>Chapter No. 5: Z-Transforms:</b> Introduction, the Z-transform, properties of the Region of convergence, Properties of the Z-Transform, Inversion of the Z-Transform, Implementation of discrete time of LTI systems.	10hrs

**Text Book**

Simon Haykin and Barry Van Veen, Signals and Systems –2<sup>nd</sup> Edition, John Wiley, 2004 .