



137. Digital and Analog VLSI Design flow using Cadence

<p align="center">Registration Form 3 Days Training Program for Faculty & PG Students on "Digital & Analog VLSI Design flow using Cadence"</p> <p>Name of the Participant:</p> <p>Designation:</p> <p>Department:</p> <p>College Name:</p> <p>Address:</p> <p>Contact Number:</p> <p>Email id:</p> <p>DD No. with Date:</p> <p>Bank:</p> <p>Signature with seal of the institute</p> <p>Signature of the Applicant</p> <p>Payment Details: D (Rs 200/-) in the favor of "Principal, B.V.B College of Engineering & Technology, Vidyanagar, Hubli, payable at Hubli - 580 031 to be submitted at the time of registration.</p> <p>Note: 3 copies of this registration form may also be used. Registration Fee: Rs 200/-</p>	<p>Resource persons</p> <ol style="list-style-type: none"> 1. Dr. Priyatam Kumar Professor and Head of ECE Dept. BVB CET, Hubli. 2. Dr. Rajashekar B. Shettar Professor, ECE Dept. BVB CET, Hubli. 3. Prof. Rohini S. H Asst. Professor, ECE Dept. BVB CET, Hubli. 4. Prof. Sanjay Elgar Asst. Professor, ECE Dept. BVB CET, Hubli. 5. Prof. Suhas B. Shirol Asst. Professor, ECE Dept. BVB CET, Hubli. 6. Prof. Shrishail P Asst. Professor, ECE Dept. BVB CET, Hubli. <p>Chief Patron: Dr. Ashok Shettar Vice Chancellor, KLE Technological University, Hubli Prof. B.L.Desai Registrar, KLE Technological University, Hubli. Dr. P. G. Tewari, Principal, BVBCET, Hubli</p> <p>Organizing Committee Prof. Sujata K. Prof. Ramakrishna. S Prof. Vasanth R Prof. Anil K Prof. Supriya</p> <p>Convener: Dr. Priyatam Kumar HOD, ECE- Department, BVBCET, Hubli. Landline: 0836-2378250. Email: hod_ace@bvb.edu</p> <p>Co coordinator: Prof. Suhas Shirol, Asst. Professor, ECE Department, BVBCET Hubli. +91-9035203578. suhasshirol@bvb.edu</p>	<p align="center">K. L. E Society's</p>  <p align="center">B. V. Bhoomaraddi College of Engineering & Technology, Vidyanagar, Hubli - 580 031. www.bvb.edu</p>  <p align="center">3 Days Training Program On "Digital & Analog VLSI Design flow using Cadence" for Faculty & PG Students Under TEQIP 26th to 28th September 2016 Organized by Department of Electronics & Communication Engineering Co-ordinator Prof. Shrishail Pattanashetti Asst. Professor, ECE Department BVBCET, Hubli.</p>
--	---	--

137.Digital and Analog VLSI Design flow using Cadence

TRAINING PROGRAM On

Digital & Analog VLSI Design flow using Cadence for Faculty and PG students

**A three Day intense training program
reinforcing learning and practice.**

**Equips the faculty and students with the
foundation, techniques, methodologies and
skillsets, along with relevant hands-on. A
thorough understanding of the Complete VLSI
Design flow, using Cadence tool.**

RELEVANCE OF THE COURSE:


The knowledge of VLSI design is very essential in all facets of engineering applications in industries as well as in academia. Aim of the workshop is to give hands on experience using CADENCE tool to meet VLSI lab requirements. The knowledge of cadence tool used for VLSI design can be easily extended to design any other digital, analog and mixed signal applications.

About CADENCE:

Cadence is an Electronic Design Automation (EDA) environment that allows integrating in a single framework different applications and tools (both proprietary and from other vendors), allowing to support all the stages of IC design and verification from a single environment. These tools are completely general, supporting different fabrication technologies. When a particular technology is selected, a set of configuration and technology-related files are employed for customizing the Cadence environment. This set of files is commonly referred to as a design kit.

About the Institution BVBCET

Established in 1947, BVBCET has achieved an enviable status due to a strong emphasis on academic and technical excellence. Spread over a luxurious 50 acres, the picturesque campus comprises of various buildings with striking architecture. A constant endeavour to keep abreast with technology has resulted in excellent state-of-the-art infrastructure that supplements every engineering discipline.



Currently college offers 12 UG and 8 PG programs affiliated Visvesvaraya Technological University, Belgaum and is recognised by AICTE, New Delhi and accredited by NBA.

**“To know how to suggest is the art of
teaching.”**

— Henri-Frédéric Amiel

About ECE Department

Department was established in 1979 & is the pride of Karnataka. The graduates from this department are playing a vital role in the IT revolution and are instrumental in placing Karnataka on the global IT landscape.

The department offers Post Graduate programs in “Digital Electronics” and “VLSI Design and Embedded System”. Active engagement of faculty in research has led to recognition of department as a research center by the University.

E&C students are placed in major industries such as IBM, Motorola, Siemens, Alcatel, Intel, Microsoft, Bosch, KPIT etc.

Sankalp semiconductors Pvt. Ltd. housed in our campus which mentors the staff and students in the area of Analog and Mixed signal design. Cadence full suite design tool is available at the department.

Robert Bosch is a partner for the curriculum in Automotive Electronics. ARM India Ltd. supports in embedded system design and development.

137.Digital and Analog VLSI Design flow using Cadence

"DIGITAL AND ANALOG VLSI DESIGN FLOW USING CADENCE", TEQIP SPONSORED
SEP 26-28, 2016
Attendance Sheet

Sl.No.	Name of the participant	26-09-2016		27-09-2016		28-09-2016	
		M	A	M	A	M	A
1.	Shweta Chakraborty - DE	<i>Shweta</i>	<i>Shweta</i>	<i>Shweta</i>	<i>Shweta</i>	<i>Shweta</i>	<i>Shweta</i>
2.	Suma P. Shinde - DE	<i>Suma</i>	<i>Suma</i>	<i>Suma</i>	<i>Suma</i>	<i>Suma</i>	<i>Suma</i>
3.	Indyasthai M. Mugalakshai - DE	<i>Indyasthai</i>	<i>Indyasthai</i>	<i>Indyasthai</i>	<i>Indyasthai</i>	<i>Indyasthai</i>	<i>Indyasthai</i>
4.	Sneha Bendre - DE	<i>Sneha</i>	<i>Sneha</i>	<i>Sneha</i>	<i>Sneha</i>	<i>Sneha</i>	<i>Sneha</i>
5.	Ashwini Tammanagadevi - DE	<i>Ashwini</i>	<i>Ashwini</i>	<i>Ashwini</i>	<i>Ashwini</i>	<i>Ashwini</i>	<i>Ashwini</i>
6.	Ranjana Pujan - DE	<i>Rajan</i>	<i>Rajan</i>	<i>Rajan</i>	<i>Rajan</i>	<i>Rajan</i>	<i>Rajan</i>
7.	Vaishnavi Mane - DE	<i>VM</i>	<i>VM</i>	<i>VM</i>	<i>VM</i>	<i>VM</i>	<i>VM</i>
8.	Pratima Chatterjee - DE	<i>Pratima</i>	<i>Pratima</i>	<i>Pratima</i>	<i>Pratima</i>	<i>Pratima</i>	<i>Pratima</i>
9.	Pavitra Kulkarni - DE	<i>Pavitra</i>	<i>Pavitra</i>	<i>Pavitra</i>	<i>Pavitra</i>	<i>Pavitra</i>	<i>Pavitra</i>
10.	Chaitra A. Senapati - DE	<i>CA Senapati</i>	<i>CA Senapati</i>	<i>CA Senapati</i>	<i>CA Senapati</i>	<i>CA Senapati</i>	<i>CA Senapati</i>
11.	Supriya M. Shetty - DE	<i>SM</i>	<i>SM</i>	<i>SM</i>	<i>SM</i>	<i>SM</i>	<i>SM</i>
12.	Nikhita Matti - DE	<i>NM</i>	<i>NM</i>	<i>NM</i>	<i>NM</i>	<i>NM</i>	<i>NM</i>
13.	Roopa Anand - DE	<i>Roopa</i>	<i>Roopa</i>	<i>Roopa</i>	<i>Roopa</i>	<i>Roopa</i>	<i>Roopa</i>
14.	Abhishek Motagi - VDES	<i>Abhishek</i>	<i>Abhishek</i>	<i>Abhishek</i>	<i>Abhishek</i>	<i>Abhishek</i>	<i>Abhishek</i>
15.	Chandana Gopa - DE	<i>Chandana</i>	<i>Chandana</i>	<i>Chandana</i>	<i>Chandana</i>	<i>Chandana</i>	<i>Chandana</i>
16.	Prayodasbini S - DE	<i>Prayodasbini</i>	<i>Prayodasbini</i>	<i>Prayodasbini</i>	<i>Prayodasbini</i>	<i>Prayodasbini</i>	<i>Prayodasbini</i>
17.	Aradhya Karamveer - DE	<i>Aradhya</i>	<i>Aradhya</i>	<i>Aradhya</i>	<i>Aradhya</i>	<i>Aradhya</i>	<i>Aradhya</i>
18.	Ranya H.S. - DE	<i>Ranya H.S.</i>	<i>Ranya H.S.</i>	<i>Ranya H.S.</i>	<i>Ranya H.S.</i>	<i>Ranya H.S.</i>	<i>Ranya H.S.</i>
19.	ABSHBTA. MBHAIJAN - DE	<i>AB</i>	<i>AB</i>	<i>AB</i>	<i>AB</i>	<i>AB</i>	<i>AB</i>
20.	Paresh J. Karmath	<i>Paresh</i>	<i>Paresh</i>	<i>Paresh</i>	<i>Paresh</i>	<i>Paresh</i>	<i>Paresh</i>
21.	Jayalaxmi N. Dhanyal	<i>Jayalaxmi</i>	<i>Jayalaxmi</i>	<i>Jayalaxmi</i>	<i>Jayalaxmi</i>	<i>Jayalaxmi</i>	<i>Jayalaxmi</i>

137. Digital and Analog VLSI Design flow using Cadence

Sl.No.	Name of the participant	26-09-2016		27-09-2016		28-09-2016	
		M	A	M	A	M	A
22.	Pooja Y. Appanaray	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>
23.	Keerti Channaraddi [VDES]	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>
24.	Shweta Argade [VDES]	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>
25.	Shilpa Ambiqar [VDES]	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>
26.	Meghana C. Patil [VDES]	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>
27.	Ashwini P. Badagi [VDES]	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>
28.	Lavanya Nayak [VDES]	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>
29.	Mangala N.R [VDES]	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>
30.	Pooja B. Tippabuddy [VDES]	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>
31.	Pooja K. Gadi	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>
32.	Priya Kasargal	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>
33.	Kedha W. Kulkarni	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>
34.	Amudhali R. Sankaraboudar	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>
35.	Sheetal J. Hiemath	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>
36.	Asmabegum Kustagi	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>
37.	Bhagyashree K	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>
38.	Pejashwini C. R	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>
39.	Jyoti R. H	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>
40.	Govtam K. Bhat [VDES]	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>
41.	Ravi S. Hotkar [VDES]	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>
42.	Shivya. Manged [VDES]	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>
43.	Priya B. M. Jituri	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>
44.	Nishita Patel	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>
45.	Venkatesh B	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>
46.	Ranjith B.	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>	<i>[Signature]</i>

137. Digital and Analog VLSI Design flow using Cadence

