137.Digital and Analog VLSI Design flow using Cadence



Registration Form
3 Days Training Program for Faculty & PG Students
on
"Digital & Analog VLSI Design flow using Cadence"

Name of the Participant: .....
.....
Designation: .....
Department: .....
College Name: .....
.....
Address: .....
.....
Contact Number: .....
Email id: .....
DD No. with Date.....
Bank: .....

ignature with seal
ead of the institute

Signature of the Applicant

ayment Details:
D (Rs 200/-) in the favor of "Principal, B.V.B College of ngineering & Technology, Vidyanagar, Hubli, payable at ubli - 580 031 to be submitted at the time of gistration.

ote:
otocopies of this registration form may also be used.
gistration Fee: Rs 200/-

source persons

1. **Dr. Priyatam Kumar**
   Professor and Head of ECE Dept.
   BVB CET, Hubli.
2. **Dr. Rajashekar B. Shettar**
   Professor, ECE Dept.
   BVB CET, Hubli.
3. **Prof. Rohini S. H**
   Asst. Professor, ECE Dept.
   BVB CET, Hubli.
4. **Prof. Sanjay Eligar**
   Asst. Professor, ECE Dept.
   BVB CET, Hubli.
5. **Prof. Suhas B. Shirol**
   Asst. Professor, ECE Dept.
   BVB CET, Hubli.
6. **Prof. Shrishail P**
   Asst. Professor, ECE Dept.
   BVB CET, Hubli.

Chief Patron:
Dr. Ashok Shettar
Vice Chancellor, KLE Technological University, Hubli
Prof. B.L.Desai
Registrar, KLE Technological University, Hubli.
Dr. P. G. Tewari,
Principal, BVBCET, Hubli

Organizing Committee
Prof. Sujata K.
Prof. Ramakrishna. S
Prof. Vasanth R
Prof. Anil K
Prof. Supriya

Convener:
Dr. Priyatam Kumar
HOD, ECE- Department, BVBCET, Hubli.
Landline: 0836-2378250.
Email: hod_ece@bvb.edu

Co coordinator:
Prof. Suhas Shirol, Asst. Professor, ECE Department, BVBCET Hubli.
+91-9035203578. suhasshirol@bvb.edu

K. L. E Society's

BVBCET
CREATING VALUE LEVERAGING KNOWLEDGE

B. V. Bhoomaraddi
College of Engineering & Technology,
Vidyanagar, Hubli - 580 031.
www.bvb.edu

3 Days Training Program
On
"Digital & Analog VLSI Design flow using Cadence"
for Faculty & PG Students
Under TEQIP
26th to 28th September 2016
Organized by
Department of
Electronics & Communication Engineering

Co-ordinator
Prof. Shrishail Pattanashetti
Asst. Professor, ECE Department
BVBCET, Hubli.

137.Digital and Analog VLSI Design flow using Cadence

TRAINING PROGRAM
On
Digital & Analog VLSI Design flow using Cadence for Faculty and PG students

A three Day intense training program reinforcing learning and practice.

Equips the faculty and students with the foundation, techniques, methodologies and skillsets, along with relevant hands–on. A thorough understanding of the Complete VLSI Design flow, using Cadence tool.

RELEVANCE OF THE COURSE:
The knowledge of VLSI design is very essential in all facets of engineering applications in industries as well as in academia. Aim of the workshop is to give hands on experience using CADENCE tool to meet VLSI lab requirements. The knowledge of cadence tool used for VLSI design can be easily extended to design any other digital, analog and mixed signal applications.

About CADENCE:
Cadence is an Electronic Design Automation (EDA) environment that allows integrating in a single framework different applications and tools (both proprietary and from other vendors), allowing to support all the stages of IC design and verification from a single environment. These tools are completely general, supporting different fabrication technologies. When a particular technology is selected, a set of configuration and technology-related files are employed for customizing the Cadence environment. This set of files is commonly referred to as a design kit.

About the Institution BVBCET

Established in 1947, BVBCET has achieved an enviable status due to a strong emphasis on academic and technical excellence. Spread over a luxurious 50 acres, the picture sque campus comprises of various buildings with striking architecture. A constant endeavour to keep abreast with technology has resulted in excellent state-of-the-art infrastructure that supplements every engineering discipline.



Currently college offers 12 UG and 8 PG programs affiliated Visvesvaraya Technological University, Belgaum and is recognised by AICTE, New Delhi and accredited by NBA.

"To know how to suggest is the art of teaching."

— Henri-Frédéric Amiel

About ECE Department

Department was established in 1979 & is the pride of Karnataka. The graduates from this department are playing a vital role in the IT revolution and are instrumental in placing Karnataka on the global IT landscape.

The department offers Post Graduate programs in "Digital Electronics" and "VLSI Design and Embedded System". Active engagement of faculty in research has led to recognition of department as a research center by the University.

E&C students are placed in major industries such as IBM, Motorola, Siemens, Alcatel, Intel, Microsoft, Bosch, KPIT etc.

Sankalp semiconductors Pvt. Ltd. housed in our campus which mentors the staff and students in the area of Analog and Mixed signal design. Cadence full suite design tool is available at the department.

Robert Bosch is a partner for the curriculum in Automotive Electronics. ARM India Ltd. supports in embedded system design and development.

137.Digital and Analog VLSI Design flow using Cadence

"DIGITAL AND ANALOG VLSI DESIGN FLOW USING CADENCE", TEQIP SPONSPRED

SEP 26-28, 2016

Attendance Sheet

Sl.No.	Name of the participant	26-09-2016		27-09-2016		28-09-2016	
		M	A	M	A	M	A
1.	Shweta Chechati – DE						
2.	Suma. P Shindhe – DE						
3.	vidyashree. M mugalakhod – DE						
4.	Sneha Bendre – DE						
5.	Ashwini Timmanagoudar – DE						
6.	Ranjana Pujar – DE						
7.	Vaishnavi. Mane – DE						
8.	Prabha. Chattarki – DE						
9.	Pavitra Kulkarni – DE						
10.	chaina. A. Benakatti – DE						
11.	Supritha. M Shetty – DE						
12.	Nikhita Matti DE						
13.	Roopa. Biradar – DE						
14.	Abhishek Mataji – VDES						
15.	Chandana Gopa – DE						
16.	Priyadarshini. S – DE						
17.	Apeksha Kanakae – DE						
18.	Ramya. H.S. – DE						
19.	AKSHATA. MAHAJAN – DE						
20.	Prateek J. Hiremath						
21.	Jayalaxmi. N. Dhanyal						

137.Digital and Analog VLSI Design flow using Cadence



Sl.No.	Name of the participant	26-09-2016		27-09-2016		28-09-2016	
		M	A	M	A	M	A
22.	Pooja Y. Appanavar						
23.	Keerti Channaraddi [DE]						
24.	Shweta Angadi [VDES]						
25.	Shilpa. Ambiger (VDES)						
26.	Meghana. Pattedakkali (VDES)						
27.	Ashwini. P. Baclagi (VDES)						
28.	Lavanya. Nayak [VDES]						
29.	Mangala M.R [VDES]						
30.	Pooja. B. Tippareddy (VDES)						
31.	Pooja. K. Gadi						
32.	Priya. Kangal						
33.	Keerthi. V. Kulkarni						
34.	Arundhati. R. Sankanagoudar	A.R.Scm.	A.R.Scm.	A.R.Scm.	A.R.Scm.	A.R.Scm.	A.R.Scm.
35.	Sheetal. J. Hiremath						
36.	Asmabegum. Kustagi						
37.	Bhagyashree IC						
38.	Tejashwini. C. R						
39.	Jyoti. R. H						
40.	Gautam. K. Bhat [VDES]						
41.	Rani. S. Hotkar [VDES]						
42.	Shreya. Majed [VDES]						
43.	Preeti. B. Jituri						
44.	Nikita B.K						
45.	Venkatesh B						
46.	Ranjith. B.						

137.Digital and Analog VLSI Design flow using Cadence